INTEGRATED CIRCUITS

Revision 3.3

PUBLIC

Philips Semiconductors

MF RC531

CONTENTS

MIFARE® is a registered trademark of Philips Electronics N.V.

1 GENERAL INFORMATION

1.1 Scope

This document describes the functionality of the MF RC531. It includes the functional and electrical specifications and gives details on how to design-in this device from system and hardware viewpoint.

1.2 General Description

The MF RC531 is member of a new family of highly integrated reader ICs for contactless communication at 13.56 MHz. This reader IC family utilises an outstanding modulation and demodulation concept completely integrated for all kinds of passive contactless communication methods and protocols at 13.56 MHz. The MF RC531 is pin- compatible to the MF RC500, the MF RC530 and the SL RC 400.

The Philips IC MF RC531 supports all layers of the ISO/IEC 14443A/B communication scheme, given correct implementation of additional components, like oscillator, power supply, coil etc. and provided that standardised protocols, e.g. like ISO/IEC 14443-4 and/or ISO/IEC 14443 type B anticollision are correctly implemented. The use of this Philips IC according to ISO14.443 Type B might infringe third party patent rights. **A purchaser of this Philips IC has to take care for appropriate third party patent licenses**.

The MF RC531 supports contactless communication using MIFARE[®] Higher Baudrates.

The internal transmitter part is able to drive an antenna designed for proximity operating distance (up to 100 mm) directly without additional active circuitry.

The receiver part provides a robust and efficient implementation of a demodulation and decoding circuitry for signals from ISO14443 compatible transponders.

The digital part handles the complete ISO14443 framing and error detection (Parity & CRC). Additionally it supports the fast MIFARE® Classic security algorithm to authenticate MIFARE® Classic (e.g. MIFARE[®] Standard, MIFARE[®] Light) products.

A comfortable parallel interface, which can be directly connected to any 8-bit µ-Processor gives high flexibility for the reader/terminal design.

Additionally a SPI compatible interface is supported.

1.3 Features

- Highly integrated analog circuitry to demodulate and decode card response
- Buffered output drivers to connect an antenna with minimum number of external components
- Proximity operating distance (up to 100 mm)
- Supports ISO 14443 A&B
- Supports MIFARE[®] Dual Interface Card ICs and supports MIFARE[®] Classic protocol
- Supports contactless communication with higher baudrates up to 424 kbaud
- Crypto1 and secure non-volatile internal key memory
- Pin-compatible to the MF RC500, MF RC530 and the SL RC400
- Parallel µ-Processor interface with internal address latch and IRQ line
- SPI compatible interface
- Flexible interrupt handling
- Automatic detection of parallel u-Processor interface type
- Comfortable 64 byte send and receive FIFO-buffer
- Hard reset with low power function
- Power down mode per software
- Programmable timer
- Unique serial number
- User programmable start-up configuration
- Bit- and byte-oriented framing
- Independent power supply pins for digital, analog and transmitter part
- Internal oscillator buffer to connect 13.56 MHz quartz, optimised for low phase jitter
- Clock frequency filtering
- 3.3 V to 5 V operation for transmitter (antenna driver) in short range and proximity applications
- 3.3 V or 5V operation for the digital part

1.4 Ordering Information

Table 1-1: MF RC531 Ordering Information

2 BLOCK DIAGRAM

3 PINNING INFORMATION

3.1 Pin Configuration

Pins denoted by bold letters are supplied by AVDD and AVSS. Pins drawn with bold lines are supplied by TVSS and TVDD. All other pins are supplied by DVDD and DVSS.

3.2 Pin Description

l

Pin Types: I...Input; O...Output; PWR...Power

¹ These pins offer different functionality according to the selected μ-Processor interface type. For detailed information, refer to chapter 4.

PIN Description (continued)

Table 3-1: MF RC531 Pin Description

4 DIGITAL INTERFACE

4.1 Overview of Supported µ-Processor Interfaces

The MF RC531 supports direct interfacing of various μ -Processors. Alternatively the Enhanced Parallel Port (EPP) of personal computers can be connected directly. The following table shows the parallel interface signals supported by the MF RC531:

Bus Control Signals	Bus	Separated Address and Data Bus	Multiplexed Address and Data Bus
Separated Read and Write Strobes	control	NRD, NWR, NCS	NRD, NWR, NCS, ALE
	address	A0, A1, A2	AD0, AD1, AD2, AD3, AD4, AD5
	data	D ₀ D ₇	AD0 AD7
Common Read and Write Strobe	control	R/NW, NDS, NCS	R/NW, NDS, NCS, AS
	address	A0, A1, A2	AD0, AD1, AD2, AD3, AD4, AD5
	data	D ₀ D ₇	AD0 AD7
Common Read and Write Strobe with Handshake (EPP)	control		nWrite, nDStrb, nAStrb, nWait
	address		AD0, AD1, AD2, AD3, AD4, AD5
	data		AD0 AD7

Table 4-1: Supported µ-Processor Interface Signals

4.2 Automatic µ-Processor Interface Type Detection

After every Power-On or Hard Reset, the MF RC531 also resets its parallel µ-Processor interface mode and checks the current µ-Processor interface type.

The MF RC531 identifies the μ -Processor interface by means of the logic levels on the control pins after the Reset Phase. This is done by a combination of fixed pin connections (see [below](#page-13-0)) and a dedicated initialisation routine (see [11.4](#page-92-0)).

4.3 Connection to Different µ-Processor Types

The connection to different μ -Processor types is shown in the following table:

Table 4-2: Connection Scheme for Detecting the Parallel Interface Type

4.3.1 SEPARATED READ/WRITE STROBE

For timing specification refer to chapter [22.5.2.1](#page-141-1).

4.3.2 COMMON READ/WRITE STROBE

For timing specification refer to chapter [22.5.2.2](#page-142-0).

4.3.3 COMMON READ/WRITE STROBE AND HAND-SHAKE MECHANISM: EPP

For timing specification refer to chapter [22.5.2.3](#page-143-0).

Remarks for EPP:

Although in the standard for the EPP no chip select signal is defined, the N_CS of the MF RC531 allows inhibiting the nDStrb signal. If not used, it shall be connected to DVSS.

After each Power-On or Hard Reset the nWait signal (delivered at pin A0) is high impedance. nWait will be defined at the first negative edge applied to nAStrb after the Reset Phase.

The MF RC531 does not support Read Address Cycle.

4.4 SPI compatible interface

Additionally the serial peripheral interface (SPI) will be supported. The MF RC531 acts as a slave during the SPI communication. The SPI clock SCK has to be generated by the master. Data communication from the master to the slave uses the line MOSI. Line MISO is used to send data back from the MF RC531 to the master.

MF RC531	SPI Interface	
ALE	NSS	
А2	SCK	
A ₁	LOW	
A0	MOSI	
NRD	HIGH	
NWR	HIGH	
NCS	LOW	
D7 D1	do not connect	
D0	MISO	

Table 4-3: SPI compatible interface

The following table shows the µ-Processor connection to the MF RC531 using the SPI interface.

Remarks for SPI:

The implemented SPI interface is according to a standard SPI interface. The MF RC531 can only be addressed as a slave.

Read data:

To read out data using the SPI interface the following structure has to be used. It is possible to read out up to n-data bytes.

The first sent byte defines both, the mode itself and the address.

The address byte has to fulfil the following format. The MSB bit of the first byte sets the used mode. To read data from the MF RC531 the MSB bit is set to 1. The bits 6-1 define the address and the last bit should be set to 0.

According to scheme above, the last sent byte has been set to 0.

Write data:

To write data to the MF RC531 using the SPI interface the following structure has to be used. It is possible to write out up to n-data bytes.

The first send byte defines both, the mode itself and the address.

The address byte has to fulfil the following format. The MSB bit of the first byte sets the used mode. To write data to the MF RC531 the MSB bit is set to 0. The bits 6-1 define the address and the last bit should be set to 0

The SPI write mode writes all data to the same address as defined in byte 0. This allows an effective data writing to the MF RC531's FIFO buffer.

Note:

The data bus pins D7…D1 have to be disconnected.

For timing specification refer to chapter [22.5.2.4](#page-144-0)

5 MF RC531 REGISTER SET

5.1 MF RC531 Registers Overview

MF RC531 Register Set (continued)

Table 5-1: MF RC531 Register Overview

5.1.1 REGISTER BIT BEHAVIOUR

Bits and flags for different registers behave differently, depending on their functions. In principle bits with same behaviour are grouped in common registers.

Table 5-2: Behaviour of Register Bits and its Designation

5.2 Register Description

5.2.1 PAGE 0: COMMAND AND STATUS

5.2.1.1 Page Register

Selects the register page.

Name: Page **Address: 0x00, 0x08, 0x10, 0x18**, 0x20, 0x28, 0x30, 0x38 Reset value: 10000000, 0x80

5.2.1.2 Command Register

Starts and stops the command execution.

5.2.1.3 FIFOData Register

In- and output of the 64 byte FIFO buffer.

5.2.1.4 PrimaryStatus Register

Status flags of the receiver, transmitter and the FIFO buffer.

5.2.1.5 FIFOLength Register

Number of bytes buffered in the FIFO.

5.2.1.6 SecondaryStatus Register

Diverse Status flags.

5.2.1.7 InterruptEn Register

Control bits to enable and disable passing of interrupt requests.

5.2.1.8 InterruptRq Register

Interrupt request flags.

5.2.2 PAGE 1: CONTROL AND STATUS

5.2.2.1 Page Register

Selects the register page. See [5.2.1.1](#page-22-2) *Page Register*.

5.2.2.2 Control Register

Reset value: 00000000, 0x00

5.2.2.3 ErrorFlag Register

Error flags showing the error status of the last executed command.

5.2.2.4 CollPos Register

Description of the bits

Note: For ISO14443B a bit collision is not indicated in the CollPos register.

5.2.2.5 TimerValue Register

5.2.2.6 CRCResultLSB Register

LSB of the CRC-Coprocessor register.

5.2.2.7 CRCResultMSB Register

MSB of the CRC-Coprocessor register.

5.2.2.8 BitFraming Register

Adjustments for bit oriented frames.

5.2.3 PAGE 2: TRANSMITTER AND CONTROL

5.2.3.1 Page Register

Selects the register page. See [5.2.1.1](#page-22-0) *Page Register*.

5.2.3.2 TxControl Register

Controls the logical behaviour of the antenna pin TX1 and TX2.

Name: TxControl **Address: 0x11** Reset value: 01011000, 0x58

5.2.3.3 CwConductance Register

Selects the conductance of the antenna driver pins TX1 and TX2.

Description of the bits

Note: For detailed information about GsCfgCW see [13.3](#page-95-0)

5.2.3.4 ModConductance Register

defines the driver output conductance.

Description of the bits

Note: If Force100ASK is set to one, the value of GsCfgMod has no effect.

For detailed information about GsCfgMod see [13.3](#page-95-0)

5.2.3.5 CoderControl Register

sets the clock rate and the coding mode

5.2.3.6 ModWidth Register

selects the width of the modulation pulse.

Description of the bits

5.2.3.7 PreSet16 Register

Note: These values shall not be changed!

5.2.3.8 TypeBFraming

defines the framing for ISO 14443 B communication

5.2.4 PAGE 3: RECEIVER AND DECODER CONTROL

5.2.4.1 Page Register

Selects the register page. See [5.2.1.1](#page-22-0) *Page Register*.

5.2.4.2 RxControl1 Register

controls receiver behaviour.

5.2.4.3 DecoderControl Register

Controls decoder behaviour.

5.2.4.4 BitPhase Register

selects the bit-phase between transmitter and receiver clock.

5.2.4.5 RxThreshold Register

selects thresholds for the bit decoder.

5.2.4.6 BPSKDemControl

controls BPSK demodulation

5.2.4.7 RxControl2 Register

controls decoder behaviour and defines the input source for the receiver.

5.2.4.8 ClockQControl Register

controls clock generation for the 90° phase shifted Q-channel clock.

5.2.5 PAGE 4: RF-TIMING AND CHANNEL REDUNDANCY

5.2.5.1 Page Register

Selects the register page. See [5.2.1.1](#page-22-0) *Page Register*.

5.2.5.2 RxWait Register

Selects the time interval after transmission, before receiver starts.

5.2.5.3 ChannelRedundancy Register

Selects kind and mode of checking the data integrity on the RF-channel.

5.2.5.4 CRCPresetLSB Register

LSB of the preset value for the CRC register.

5.2.5.5 CRCPresetMSB Register

MSB of the preset value for the CRC register.

Description of the bits

5.2.5.6 PreSet25 Register

Note: These values shall not be changed!

5.2.5.7 MFOUTSelect Register

Selects internal signal applied to pin MFOUT.

Description of the bits

5.2.5.8 PreSet27 Register

5.2.6 PAGE 5: FIFO, TIMER AND IRQ- PIN CONFIGURATION

5.2.6.1 Page Register

Selects the register page. See [5.2.1.1](#page-22-0) *Page Register*.

5.2.6.2 FIFOLevel Register

Defines the level for FIFO under- and overflow warning.

5.2.6.3 TimerClock Register

Selects the divider for the timer clock.

5.2.6.4 TimerControl Register

Selects start and stop conditions for the timer.

5.2.6.5 TimerReload Register

Defines the preset value for the timer.

5.2.6.6 IRQPinConfig Register

Configures the output stage for pin IRQ.

Description of the bits

5.2.6.7 PreSet2E

5.2.6.8 Preset2F

5.2.7 PAGE 6: RFU

5.2.7.1 Page Register

Selects the register page. See [5.2.1.1](#page-22-0) *Page Register*.

5.2.7.2 RFU Registers

Name: RFU Address: 0x31, 0x32, 0x33, 0x34, Reset value:xxxxxxxx, 0xxx 0x35, 0x36, 037

Note: These registers are reserved for future use.

5.2.8 PAGE 7: TEST CONTROL

5.2.8.1 Page Register

Selects the register page. See [5.2.1.1](#page-22-0) *Page Register*.

5.2.8.2 RFU Register

Note: This register is reserved for future use.

5.2.8.3 TestAnaSelect Register

Selects analog test signals.

5.2.8.4 RFU Register

Note: This register is reserved for future use.

5.2.8.6 TestDigiSelect Register

Selects digital test mode.

Description of the bits

5.2.8.7 RFU Registers

Note: These registers are reserved for future use.

5.2.8.8 RFU Register

Note: This register is reserved for future use.

5.3 MF RC531 Register Flags Overview

5.4 Modes of Register Addressing

Three mechanisms are valid to operate with the MF RC531:

- Initiating functions and controlling data manipulation by executing *commands*
- Configuring electrical and functional behaviour via a set of *configuration bits*
- Monitoring the state of the MF RC531 by reading *status flags*

The commands, configuration bits and flags are accessed via the μ -Processor interface. The MF RC531 can internally address 64 registers. This basically requires six address lines.

5.4.1 PAGING MECHANISM

The MF RC531 register set is segmented into 8 pages with 8 register each. The *Page-Register* can always be addressed, no matter which page is currently selected.

5.4.2 DEDICATED ADDRESS BUS

Using the MF RC531 with dedicated address bus, the µ-Processor defines three address lines via the address pins A0, A1, and A2. This allows addressing within a page. To switch between registers in different pages the paging mechanism needs then to be used.

The following table shows how the register address is assembled:

5.4.3 MULTIPLEXED ADDRESS BUS

Using the MF RC531 with multiplexed address bus, the μ -Processor may define all 6 address lines at once. In this case either the paging mechanism or linear addressing may be used.

The following table shows how the register address is assembled:

Table 5-4: Multiplexed Address Bus: Assembling the Register Address

6 MEMORY ORGANISATION OF THE E²PROM

6.1 Diagram of the E²PROM Memory Organisation

Table 6-1: Diagram of E²PROM Memory Organisation
6.2 Product Information Field (Read Only)

Table 6-2: Product Information Field

PRODUCT TYPE IDENTIFICATION:

The MF RC531 is a member of a new family for highly integrated reader IC's. Each member of the product family has its unique Product Type Identification. The value of the Product Type Identification is shown in the table below:

Table 6-3: Product Type Identification Definition

Byte 4 indicates the current version number.

PRODUCT SERIAL NUMBER:

The MF RC531 holds a four byte serial number that is unique for each device.

INTERNAL:

These 2 bytes hold internal trimming parameters.

RsMaxP:

Maximum Source Resistance for the p-Channel Driver Transistor of pin TX1 and TX2.

The source resistance of the p-channel driver transistors of pin TX1 and TX2 may be adjusted via the value *GsCfgCW* in the *CWConductance Register* (see chapter [13.3\)](#page-95-0). The mean value of the maximum adjustable source resistance of the pins TX1 and TX2 is stored as an integer value in Ohms in byte RsMaxP. The typical value for RsMaxP is between 60 to 140 Ohm.

This value is denoted as maximum adjustable source resistance $\mathsf{Rs}_{\mathsf{ref} \text{max},p}$ and is measured while setting *GsCfgCW in the Register* CWConductance to 01_{hex}.

CRC:

The content of the product information field is secured via a CRC-byte, which is checked during start up.

6.3 Register Initialisation Files (Read/Write)

Register initialisation in the register address range from 10_{hex} to $2F_{hex}$ is done automatically during the Initialising Phase (see [11.3](#page-91-0)), using the Start Up Register Initialisation File. Furthermore, the user may initialise the MF RC531 registers with values from the Register Initialisation File executing the *LoadConfig-Command* (see [18.6.1](#page-121-0)).

Notes:

- The Page-Register (addressed with 10_{hex}, 18_{hex}, 20_{hex}, 28_{hex}) is skipped and not initialised.
- Make sure, that all *PreSet* registers are not changed.
- Make sure, that all register bits that are reserved for future use (RFU) are set to 0.

6.3.1 START UP REGISTER INITIALISATION FILE (READ/WRITE)

The content of the E²PROM memory bock address 1 and 2 are used to initialise the MF RC531 registers 10_{hex} to 2 F_{hex} during the Initialising Phase automatically. The default values written into the E²PROM during production are shown chapter [6.3.2](#page-74-0).

The assignment is the following:

Table 6-4: Byte Assignment for Register Initialisation at Start Up

6.3.2 SHIPMENT CONTENT OF START UP REGISTER INITIALISATION FILE

During production test, the Start Up Register Initialisation File is initialised with the values shown in the table below. With each power up these values are written into the MF RC531 register during the Initialising Phase.

Table 6-5: Shipment Content of Start Up Configuration File

6.3.3 REGISTER INITIALISATION FILE (READ/WRITE)

The content of the E²PROM memory from block address 3 to 7 may be used to initialise the MF RC531 registers 10hex to 2Fhex by execution of the *LoadConfig-Command* (see [18.6.1](#page-121-0)). It requires a two bytes argument, used as the two bytes long E²PROM starting byte address for the initialisation procedure.

The assignment is the following:

E²PROM Byte Address	Register Address	Remark
Starting Byte address for the E ² PROM	10 _{hex}	Skipped
Starting Byte address for the E ² PROM +1	11 _{hex}	Copied
\cdots	\cdots	\cdots
Starting Byte address for the E ² PROM + 31	2F _{hex}	Copied

Table 6-6: Byte Assignment for Register Initialisation at Start Up

The Register Initialisation File is big enough to hold the values for two initialisation sets and leaves one more block (16 bytes) for the user.

Note: The Register Initialisation File is read- and write-able for the user. Therefore, these bytes may also be used to store user specific data for other purposes.

6.4 Crypto1 Keys (Write Only)

6.4.1 KEY FORMAT

To store a key in the E²PROM, it has to be written in a specific format. Each key byte has to be split into the lower four bits k0 to k3 (lower nibble) and the higher four bits k4 to k7 (higher nibble). Each nibble is stored twice in one byte and one of the two nibbles is bit-wise inverted. This format is a precondition for successful execution of the *LoadKeyE2-* (see [18.8.1\)](#page-124-0) and the *LoadKey-Command* (see [18.8.2\)](#page-124-1). With this format, 12 bytes of the E²PROM memory are needed to store a 6 byte long key.

This is shown in the following table:

Table 6-7: Key Storage Format

Example: For the actual key A0 A1 A2 A3 A4 A5_{hex} the value 5A F0 5A E1 5A D2 5A C3 5A B4 5A A5_{hex} must be written into the E²PROM.

Note: Although it is possible to load data of any other format into the key storage location of the E²PROM, it is not possible to obtain a valid card authentication with such a key. The *LoadKeyE2-Command* (see [18.8.1\)](#page-124-0) will fail.

6.4.2 STORAGE OF KEYS IN THE E²PROM

The MF RC531 reserves 384 bytes of memory area in the E²PROM to hold Crypto1 keys. It uses no memory segmentation to mirror the 12 bytes structure of key storage. Thus, every byte of the dedicated memory area may be the start of a key.

Example: If a key loading cycle starts at the last byte address of an E²PROM block, e.g. key byte 0 is stored at 12F_{hex}, the following bytes are stored in the next E²PROM block, e.g. key byte 1 is stored at 130_{hex}, byte 2 at 131 $_{hex}$, up to byte 11 at 13 A_{hex} .

With 384 bytes of memory and 12 bytes needed for one key, 32 different keys may be stored in the E²PROM.

Note: It is not possible to load a key exceeding the E²PROM byte location 1FF_{hex}.

7 FIFO BUFFER

7.1 Overview

An 8x64 bit FIFO buffer is implemented in the MF RC531 acting as a parallel-to-parallel converter. It buffers the input and output data stream between the µ-Processor and the internals of the MF RC531. Thus, it is possible to handle data streams with lengths of up to 64 bytes without taking timing constraints into account.

7.2 Accessing the FIFO Buffer

7.2.1 ACCESS RULES

The FIFO-buffer input and output data bus is connected to the *FIFOData Register*. Writing to this register stores one byte in the FIFO-buffer and increments the internal FIFO-buffer write-pointer. Reading from this register shows the FIFO-buffer contents stored at the FIFO-buffer read-pointer and increments the FIFObuffer read-pointer. The distance between the write- and read-pointer can be obtained by reading the *FIFOLength Register*.

When the u-Processor starts a command, the MF RC531 may, while the command is in progress, access the FIFO-buffer according to that command. Physically only one FIFO-buffer is implemented, which can be used in input- and output direction. Therefore the µ-Processor has to take care, not to access the FIFO-buffer in an unintended way.

The following table gives an overview on FIFO access during command processing:

Table 7-1: Allowed Access to the FIFO-Buffer

7.3 Controlling the FIFO-Buffer

Besides writing to and reading from the FIFO-buffer, the FIFO-buffer pointers might be reset by setting the bit *FlushFIFO*. Consequently, *FIFOLength* becomes zero, *FIFOOvfl* is cleared, the actually stored bytes are not accessible anymore and the FIFO-buffer can be filled with another 64 bytes again.

7.4 Status Information about the FIFO-Buffer

The µ-Processor may obtain the following data about the FIFO-buffers status:

- Number of bytes already stored in the FIFO-buffer: *FIFOLength*
- Warning, that the FIFO-buffer is quite full: *HiAlert*
- Warning, that the FIFO-buffer is quite empty: *LoAlert*
- Indication, that bytes were written to the FIFO-buffer although it was already full: *FIFOOvfl FIFOOvfl* can be cleared only by setting bit *FlushFIFO*.

The MF RC531 can generate an interrupt signal

- If *LoAlertIRq* is set to 1 it will activate Pin IRQ when *LoAlert* changes to 1.
- If *HiAlertIRq* is set to 1 it will activate Pin IRQ when *HiAlert* changes to 1.

The flag *HiAlert* is set to 1 if only *WaterLevel* bytes or less can be stored in the FIFO-buffer. It is generated by the following equation:

 $HiAlert = (64 - FIFOLength) \le WaterLevel$

The flag *LoAlert* is set to 1 if *WaterLevel* bytes or less are actually stored in the FIFO-buffer. It is generated by the following equation:

LoAlert = *FIFOLength* ≤ *WaterLevel*

7.5 Register Overview FIFO Buffer

The following table shows the related flags of the FIFO buffer in alphabetic order.

Flags	Register	Address Register, bit position
FIFOLength	FIFOLength	0x04, bits 6-0
FIFOOvfl	ErrorFlag	0x0A, bit 4
FlushFIFO	Control	0x09, bit 0
HiAlert	PrimaryStatus	0x03, bit 1
HiAlertIEn	InterruptIEn	0x06, bit 1
HiAlertIRq	InterruptIRq	0x07, bit 1
LoAlert	PrimaryStatus	0x03, bit 0
LoAlertIEn	InterruptIEn	0x06, bit 0
LoAlertIRq	InterruptIRq	0x07, bit 0
WaterLevel	FIFOLevel	0x29, bits 5-0

Table 7-2. Registers associated with the FIFO Buffer

ISO 14443 Reader IC ME ROS31 ME RC531

8 INTERRUPT REQUEST SYSTEM

8.1 Overview

The MF RC531 indicates certain events by setting bit *IRq* in the *PrimaryStatus-Register* and, in addition, by activating pin IRQ. The signal on pin IRQ may be used to interrupt the µ-Processor using its interrupt handling capabilities. This allows the implementation of efficient µ-Processor software.

8.1.1 INTERRUPT SOURCES OVERVIEW

The following table shows the integrated interrupt flags, the related source and the condition for its setting. The interrupt flag *TimerIRq* indicates an interrupt set by the timer unit. The setting is done when the timer decrements from 1 either down to zero (*TAutoRestart flag disabled*) or to the TPreLoad value if TAutoRestart is enabled.

The *TxIRq* bit indicates interrupts from different sources. If the transmitter is active and the state changes from sending data to transmitting the end of frame pattern, the transmitter unit sets automatically the interrupt bit. The CRC coprocessor sets *TxIRq* after having processed all data from the FIFO buffer. This is indicated by the flag *CRCReady* = 1. If the E²Prom programming has finished the *TxIRq* bit is set, indicated by the bit *E2Ready* = 1.

The *RxIRq* flag indicates an interrupt when the end of the received data is detected.

The flag *IdleIRq* is set if a command finishes and the content of the command register changes to idle. The flag *HiAlertIRq* is set to 1 if the *HiAlert* bit is set to one, that means the FIFO buffer has reached the level indicated by the bit *WaterLevel*, see chapter [7.4.](#page-79-0)

The flag *LoAlertIRq* is set to 1 if the *LoAlert* bit is set to one, that means the FIFO buffer has reached the level indicated by the bit *WaterLevel*, see chapter [7.4](#page-79-0).

Table 8-1: Interrupt Sources

8.2 Implementation of Interrupt Request Handling

8.2.1 CONTROLLING INTERRUPTS AND THEIR STATUS

The MF RC531 informs the µ-Processor about the interrupt request source by setting the according bit in the *InterruptRq Register*. The relevance of each interrupt request bit as source for an interrupt may be masked with the interrupt enable bits of the *InterruptEn Register*.

If any interrupt request flag is set to 1 (showing that an interrupt request is pending) and the corresponding interrupt enable flag is set the status flag *IRq* in the *PrimaryStatus Register* is set to 1. Furthermore different interrupt sources can be set active simultaneously. Therefore, all interrupt request bits are 'OR'ed and connected to the flag *IRq* and forwarded to pin IRQ.

8.2.2 ACCESSING THE INTERRUPT REGISTERS

The interrupt request bits are set automatically by the internal state machines of the MF RC531. Additionally the µ-Processor has access in order to set or to clear them.

A special implementation of the *InterruptRq* and the *InterruptEn* Register allows the change a single bit status without influencing the other ones. If a specific interrupt register shall be set to one, the bit *SetIxx* has to be set to 1 and simultaneously the specific bit has to be set to 1 too. Vice versa, if a specific interrupt flag shall be cleared, a zero has to be written to the *SetIxx* and simultaneously the specific address of the interrupt register has to be set to 1. If a bit content shall not be changed during the setting or clearing phase a zero has to be written to the specific bit location.

Example: writing 3Fhex to the *InterruptRq Register* clears all bits as *SetIRq* in this case is set to 0 and all other bits are set to 1. Writing 81hex sets bit *LoAlertIRq* to 1 and leaves all other bits untouched.

8.3 Configuration of Pin IRQ

The logic level of the status flag *IRq* is visible at pin IRQ. In addition, the signal on pin IRQ may be controlled by the following bits of the *IRQPinConfig Register*:

- *IRQInv*: if set to 0, the signal on pin IRQ is equal to the logic level of bit *IRq*. If set to 1, the signal on pin IRQ is inverted with respect to bit *IRq*.
- *IRQPushPull*: if set to 1, pin IRQ has standard CMOS output characteristics otherwise it is an open drain output and an external resistor is necessary to achieve a HIGH level at this pin.

Note: During the Reset Phase (see [11.2](#page-91-1)) *IRQInv* is set to 1 and *IRQPushPull* to 0. This results in a high impedance at pin IRQ.

8.4 Register Overview Interrupt Request System

The following table shows the related flags of the Interrupt Request System in alphabetic order.

Table 8-3 Registers associated with the Interrupt Request System

9 TIMER UNIT

9.1 Overview

A timer is implemented in the MF RC531. It derives its clock from the 13.56 MHz chip-clock. The µ-Processor may use this timer to manage timing relevant tasks.

The timer unit may be used in one of the following configurations:

- Timeout-Counter
- Watch-Dog Counter
- Stop Watch
- Programmable One-Shot
- Periodical Trigger

The timer unit can be used to measure the time interval between two events or to indicate that a specific event occurred after a specific time. The timer can be triggered by events which will be explained in the following, but the timer itself does not influence any internal event (e.g. A timeout during data receiving does not influence the receiving process automatically). Furthermore, several timer related flags are set and these flags can be used to generate an interrupt.

9.2 Implementation of the Timer Unit

9.2.1 BLOCK DIAGRAM

The following block diagram shows the timer module.

The timer unit is designed in a way, that several events in combination with enabling flags start or stop the counter. For example, setting the bit *TStartTxBegin* to 1 enables to control the receiving of data using the timer unit. In addition, the first received bit is indicated by *TxBeginEvent*. This combination starts the counter at the defined *TReloadValue*.

The timer stops either automatically if the counter value is equal to zero, or if a defined stop event happens.

9.2.2 CONTROLLING THE TIMER UNIT

The main part of the timer unit is a down-counter. As long as the down-counter value is unequal zero, it decrements its value with each timer clock.

If *TAutoRestart* is enabled the timer does not decrement down to zero. Having reached the value 1 the timer reloads with the next clock with the *TimerReload* value.

The timer is started immediately by loading a value from the *TimerReload Register* into the counter module. This may be triggered by one of the following events:

- Transmission of the first bit to the card (TxBegin Event) and bit *TStartTxBegin* is 1
- Transmission of the last bit to the card (TxEnd Event) and bit *TStartTxEnd* is 1
- Bit TStartNow is set to 1 (by the u-Processor)

Note: Every start event reloads the timer from the *TimerReload Register*. Thus, the timer unit is re-triggered.

The timer can be configured to stop with one of the following events:

- Reception of the first valid bit from the card (RxBegin Event) and bit *TStopRxBegin* is set to 1
- Reception of the last bit from the card (RxEnd event) and bit *TStopRxEnd* is set to 1
- The counter module has decrement down to zero and bit *TAutoRestart* is set to 0
- Bit *TStopNow* is set to 1 (by the u-Processor)

Loading a new value, e.g. zero, into the *TimerReload* Register does not immediately influence the counter, since the *TimerReload* Register affects the counter units content only with the next start event. Thus, the *TimerReload* Register may be changed even if the timer unit is already counting. The consequence of changing the *TimerReload* Register will be visible after the next start event.

If the counter is stopped by setting bit *TstopNow,* no *TimerIRq* is signalled.

9.2.3 TIMER UNIT CLOCK AND PERIOD

The clock of the timer unit is derived from the 13.56 MHz chip clock via a programmable divider. The clock selection is done with the *TPreScaler* Register that defines the timer unit clock frequency according to the following formula:

$$
T_{TimerClock} = \frac{1}{f_{TimerClock}} = \frac{2^{TPreScaler}}{13.56MHz}
$$

The possible values for the *TPreScaler* Register range from 0 up to 21 resulting in minimum time T_{TimerClock} of about 74 ns up to about 150 ms.

The time period elapsed since the last start event is calculated with

$$
T_{Timer} = \frac{The LoadValue -TimerValue}{f_{TimerClock}}
$$

resulting in a minimum time T_{Timer} of about 74 ns up to about 40 s.

9.2.4 STATUS OF THE TIMER UNIT

The *TRunning* bit in the *SecondaryStatus* Register shows the timer's current status. Any configured start event starts the timer at the *TReloadValue* and changes the status flag *TRunning* to 1, any configured stop event stops the timer and sets the status flag *TRunning* back to 0. As long as status flag *TRunning* is set to 1, the *TimerValue Register* changes with the next timer unit clock.

The actual timer unit content can be read directly via the *TimerValue Register*.

9.3 Usage of the Timer Unit

9.3.1 TIME-OUT- AND WATCH-DOG-COUNTER

Having started the timer by setting *TReloadValue* the timer unit decrements the *TimerValue Register* beginning with a certain start event. If a certain stop event occurs e.g. a bit is received from the card, the timer unit stops (no interrupt is generated).

On the other hand, if no stop event occurs, e.g. the card does not answer in the expected time, the timer unit decrements down to zero and generates a timer interrupt request. This signals the µ-Processor that the expected event has not occurred in the given time T_{Timer} .

9.3.2 STOP WATCH

The time T_{Time} between a certain start- and stop event may be measured by the u-Processor by means of the MF RC531 timer unit. Setting *TReloadValue* the timer starts to decrement. If the defined stop event occurs the timers stops. The time between start and stop can be calculated by

$$
\Delta T = (T \text{Re} \text{load}_{value} - T \text{inner}_{value})^* T_{T \text{inner}}
$$

if the timer does not decrements down to zero.

9.3.3 PROGRAMMABLE ONE-SHOT TIMER

The μ -Processor starts the timer unit and waits for the timer interrupt. After the specified time T_{Timer} the interrupt will occur.

9.3.4 PERIODICAL TRIGGER

If the µ-Processor sets bit *TAutoRestart*, it will generate an interrupt request periodically after every T_{Timer}.

9.4 Register Overview Timer Unit

The following table shows the related flags of the Timer Unit in alphabetic order.

Table 9-1 Registers associated with the Timer Unit

ISO 14443 Reader IC ME ROSS AND READER

10 POWER REDUCTION MODES

10.1 Hard Power Down

A Hard Power Down is enabled with HIGH on pin RSTPD. This turns off all internal current sinks including the oscillator. All digital input buffers are separated from the input pads and defined internally (except pin RSTPD itself). The output pins are frozen at a certain value. This is shown in the following table.

> **SYMBOL PIN TYPE DESCRIPTION** OSCIN | 1 | I | Not separated from input, pulled to AVSS IRQ 2 O High impedance MFIN 3 | I Separated from Input MFOUT 4 O LOW HIGH, if TX1RFEn=1 TX1 5 O LOW, if TX1RFEn=0 TX2 7 O HIGH, only if TX2RFEn=1 and TX2Inv=0 LOW NWR | 9 | I Separated from Input NRD | 10 | I Separated from Input NCS | 11 | I Separated from Input D0 to D7 | 13 to 20 | I/O | Separated from Input ALE | 21 | I Separated from Input A0 | 22 | I/O | Separated from Input A₁ 23 I Separated from Input A2 24 | I Separated from Input AUX 27 O High impedance RX | 29 | I | Not changed VMID | 30 | A | Pulled to AVDD RSTPD 31 | I Not changed OSCOUT 32 O HIGH

Table 10-1: Signal on Pins during Hard Power Down

10.2 Soft Power Down

The Soft Power Down-mode is entered immediately by setting bit *PowerDown* in the *Control-Register*. All internal current sinks are switched off (including the oscillator buffer).

In difference to the Hard Power Down-mode, the digital input-buffers are not separated by the input pads and keep their functionality. The digital output pins do not change their state.

After resetting bit *PowerDown* in the *Control-Register* it needs 512 clocks until the Soft Power Down mode is left indicated by the *PowerDown* bit itself. Resetting it does not immediately clear it. It is cleared automatically by the MF RC531 when the Soft Power Down-Mode is left.

Note: If the internal oscillator is used, you have to take into account that it is supplied by AVDD and it will take a certain time t_{osc} until the oscillator is stable and the clock cycles can be detected by the internal logic.

10.3 Stand By Mode

The Stand By-mode is entered immediately by setting bit *StandBy* in the *Control-Register*. All internal current sinks are switched off (including the internal digital clock buffer but except the oscillator buffer).

Different from the Hard Power Down-Mode, the digital input-buffers are not separated by the input pads and keep their functionality. The digital output pins do not change their state.

Different from the Soft Power Down-Mode, the oscillator does not need time to wake up.

After resetting bit *StandBy* in the *Control-Register* it needs 4 clocks on pin OSCIN until the Stand By-Mode is left indicated by the *StandBy* bit itself. Resetting it does not immediately clear it. It is cleared automatically by the MF RC531 when the Stand By-Mode is left.

10.4 Receiver Power Down

It is power saving to switch off the receiver circuit when it is not needed and switched it on again right before data is to be received from the card. This is done automatically by setting bit *RxAutoPD* to 1. If it is set to 0 the receiver is continuously switched on.

11 START UP PHASE

11.1 Hard Power Down Phase

The Hard Power Down Phase is active during the following cases:

- Power On Reset caused by power up at pin DVDD (active while DVDD is below the digital reset threshold)
- Power On Reset caused by power up at pin AVDD (active while AVDD is below the analog reset threshold)
- A HIGH level on pin RSTPD (active while pin RSTPD is HIGH)

Note:

In case three, HIGH level on pin RSTPD, has to be at least 100 us long (t_{PD} >= 100 us). Shorter phases will not necessarily result in the reset phase t_{Reset} .

The slew rate of rising/falling edge on pin RSTPD is not critical because pin RSTPD is a schmitt-trigger input.

11.2 Reset Phase

The Reset Phase follows the Hard Power Down Phase automatically. One's the oscillator is running stable, it takes 512 clocks. During the Reset Phase, some of the register bits are pre-set by hardware. The respective reset values are given in the description of each register (see [5.2.](#page-22-0)).

Note: If the internal oscillator is used, you have to take into account that it is supplied by AVDD and that it will take a certain time t_{osc} until the oscillator is stable.

11.3 Initialising Phase

The Initialising Phase follows the Reset Phase automatically. It takes 128 clocks. During the Initialising Phase the content of the E²PROM blocks 1 and 2 is copied into the registers 10_{hex} to $2F_{hex}$. (see [6.3\)](#page-73-0)

Note: At production test, the MF RC531 is initialised with default configuration values. This reduces the µ-Processors effort for configuring the device to a minimum.

11.4 Initialising the Parallel Interface-Type

For the different connections for the different μ -Processor interface types (see [4.3](#page-13-0)), a certain initialising sequence shall be applied to enable a proper **u**-Processor interface type detection and to synchronise the µ-Processor's and the MF RC531's Start Up.

During the Start Up Phase the Command value reads as 3F_{hex}, after the oscillator delivers a stable clock frequency with an amplitude of >90% of the nominal 13.56MHz clock. At the end of the Initialising Phase the MF RC531 enters the *Idle Command* automatically. Consequently the *Command* value changes to 00hex.

To ensure proper detection of the μ -Processor interface, the following sequence shall be executed:

- Read from the *Command-Register* until the 6 bit register value for *Command* is 00hex. The internal initialisation phase is now completed and the MF RC531 is ready to be controlled.
- Write the value 80_{hex} to the *Page-Register* to initialise the u-Processor interface.
- Read the *Command-Register*. If its value is 00_{hex} the μ-Processor interface initialisation was successful.

Having done the interface initialisation, the linear addressing mode can be activated by writing 0x00 to the page register(s).

12 OSCILLATOR CIRCUITRY

The clock applied to the MF RC531 acts as time basis for the coder and decoder of the synchronous system. Therefore stability of the clock frequency is an important factor for proper performance. To obtain highest performance, clock jitter has to be as small as possible. This is best achieved by using the internal oscillator buffer with the recommended circuitry. If an external clock source is used, the clock signal has to be applied to pin OSCIN. In this case special care for clock duty cycle and clock jitter is needed and the clock quality has to be verified. It needs to be in accordance with the specifications in chapter [22.5.3](#page-145-0).

Remark: We do not recommend to use an external clock source.

13 TRANSMITTER PINS TX1 AND TX2

The signal delivered on TX1 and TX2 is the 13.56 MHz energy carrier modulated by an envelope signal. It can be used to drive an antenna directly, using a few passive components for matching and filtering (see chapter [20\)](#page-128-0). For that, the output circuitry is designed with a very low impedance source resistance. The signal of TX1 and TX2 can be controlled via the *TxControl Register*.

13.1 Configuration of TX1 and TX2

The configuration possibilities of TX1 are described in the table below:

Register Configuration in TxControl				
TX1RFEn	FORCE100ASK	Envelope	Signal on TX1	
	↗		LOW	
	0	0	13.56 MHz carrier frequency modulated	
		13.56 MHz carrier frequency		
			LOW	
			13.56 MHz energy carrier	

Table 13-1: Configurations of Pin TX1

The configuration possibilities of TX2 are described in the table below:

Table 13-2: Configurations of Pin TX2

13.2 Operating Distance versus Power Consumption

The user has the possibility to find a trade-off between maximum achievable operating distance and power consumption using different antenna matching circuits by varying the supply voltage at the antenna driver supply pin TVDD. Different antenna matching circuits are described in the Application Note, *MIFARE*® *Design of MF RC500 Matching Circuit and Antennas*.

13.3 Antenna Driver Output Source Resistance

The output source conductance of TX1 and TX2 for driving a HIGH level may be adjusted via the value *GsCfgCW* in the *CwConductance Register* in the range from about 1 up to 100 Ohm. The output source conductance of Tx1 and TX2 during the modulation phase may be adjusted via the value *GsCfgMod* in the *ModConductance Register* in the same range. The values given are relative to the reference resistance Rs_{rel}, that is measured during production test and stored in the MF RC531 E²PROM. It can be obtained from the Product Information Field (see chapter [6.2](#page-72-0)). The electrical specification can be found in chapter [22.4.3.](#page-139-0)

13.3.1 SOURCE RESISTANCE TABLE

Table 13-3: Source Resistance of n-Channel Driver Transistor of TX1 and TX2 vs. GsConfCW or GsCfgMod

13.3.2 FORMULA FOR THE SOURCE RESISTANCE

The relative resistance $\mathsf{Rs}_{\mathsf{rel}}$ can be calculated by

$$
Rs_{rel} = \frac{1}{MANT_{GsCfgCW} \cdot (\frac{77}{40})^{EXP_{GsC/gCW}}}
$$

The relative resistance Rsrel during the modulation phase can be calculated using *GsCfgMod*, respectively.

13.3.3 CALCULATING THE EFFECTIVE SOURCE RESISTANCE

13.3.3.1 Wiring Resistance

Wiring and bonding add a constant offset to the driver resistance, that is relevant if TX1 and TX2 are switched to low impedance. The additional resistance for TX1 can be set approximately to

$$
Rs_{\scriptscriptstyle{wire}, TX1} \approx 500 m\Omega
$$

13.3.3.2 Effective Resistance

The source resistances of the driver transistors R_{sMaxP} found in the Product Information Field (see chapter [6.2\)](#page-72-0) are measured at production test with *GsCfgCW* set to 01_{hex}. To get the driver resistance for a specific value set in *GsCfgMod* the following formula may be used:

$$
Rs_{x} = (Rs_{ref, max, p} - Rs_{wire, TX1}) \cdot Rs_{rel} + Rs_{wire, TX1}.
$$

13.4 Pulse Width

The envelope carries the information of the data signal that shall be transmitted to the card done by coding the data signal according to the Miller code. Furthermore, each pause of the Miller coded signal again is coded as a pulse of certain length. The width of this pulse can be adjusted by means of the *ModWidth Register*. The pulse length is calculated by

$$
T_{Pulse} = 2 \frac{ModWidth + 1}{f_C}
$$

where $f_c = 13.56$ MHz.

14 RECEIVER CIRCUITRY

14.1 General

The MF RC531 employs an integrated quadrature-demodulation circuit giving the possibility to detect an ISO 14443 compliant subcarrier signal applied to pin RX. The ISO14443-A sub-carrier signal is defined as a Manchester coded ASK-modulated signal. The ISO14443-B sub-carrier signal is defined as an NRZ-L coded BPSK modulated ISO14443-B sub-carrier signal.

The quadrature-demodulator uses two different clocks, Q- and I-clock, with a phase shift of 90° between them. Both resulting sub-carrier signals are amplified, filtered and forwarded to a correlation circuitry. The correlation results are evaluated, digitised and passed to the digital circuitry.

For all processing units various adjustments can be made to obtain optimum performance.

14.2 Block Diagram

Figure 14-1 shows the block diagram of the receiver circuitry. The receiving process includes several steps. First the quadrature demodulation of the carrier signal of 13.56 MHz is done. To achieve an optimum in performance an automatic clock Q calibration is recommended (see [14.3.1\)](#page-99-0). The demodulated signal is amplified by an adjustable amplifier. A correlation circuit calculates the degree of similarity between the expected and the received signal. The bit phase register allows aligning the position of the correlation intervals with the bit grid of the received signal. In the evaluation and digitizer circuitry the valid bits are detected and the digital results are send to the FIFO register. Several tuning steps in this circuit are possible.

The user may observe the signal on its way through the receiver as shown in the block diagram above. One signal at a time may be routed to pin AUX using the *TestAnaSelect-Register* as described in [21.3](#page-134-0).

14.3 Putting the Receiver into Operation

In general, the default settings programmed in the Start Up Initialisation File are suitable to use the MF RC531 for data communication with MIFARE® cards. However, in some environments specific user settings may achieve better performance.

14.3.1 AUTOMATIC CLOCK-Q CALIBRATION

The quadrature demodulation concept of the receiver generates a phase signal I-clock and a 90°-shifted quadrature signal Q-clock. To achieve an optimum demodulator performance, the Q- and the I-clock have to have a difference in phase of 90°. After the reset phase of the MF RC531, a calibration procedure is done automatically. It is possible to have an automatic calibration done at the ending of each Transceive command. To do so, the *ClkQCalib* bit has to be configured to a value of 0.

Configuring this bit to a constant value of 1 disables all automatic calibrations except the one after the reset sequence.

It is also possible to initiate one automatic calibration by software. This is done with a 0 to 1 transition of bit *ClkQCalib.*

The details:

Note: The duration of the automatic clock Q calibration takes 65 oscillator periods which is approx. 4,8µs.

The value of *ClkQDelay* is proportional to the phase shift between the Q- and the I-clock. The status flag *ClkQ180Deg* shows, that the phase shift between the Q- and the I-clock is greater than 180°.

Notes:

- The start-up configuration file enables an automatically Q-clock calibration after the reset.
- While *ClkQCalib* is 1, no automatic calibration is done. Therefore leaving this bit 1 can be used to permanently disable the automatic calibration.
- It is possible to write data to *ClkQDelay* via the µ-Processor. The aim could be a disabling of the automatic calibration and to pre-set the delay by software. But notice, that configuring the delay value by software requires that bit *ClkQCalib* has already been set to 1 before and that a time interval of at least 4.8µs has elapsed since then. Each delay value must be written with the *ClkQCalib* bit set to 1. If *ClkQCalib* is 0 the configured delay value will be overwritten by the next interval automatic calibration.

14.3.2 AMPLIFIER

The demodulated signal has to be amplified with the variable amplifier to achieve the best performance. The gain of the amplifiers can be adjusted by means of the register bits *Gain [1:0]*. The following gain factors are selectable:

Table 14-1: Gain Factors for the Internal Amplifier

14.3.3 CORRELATION CIRCUITRY

The correlation circuitry calculates the degree of matching between the received and an expected signal. The output is a measure for the amplitude of the expected signal in the received signal. This is done for both, the Q- and the I-channel. The correlator delivers two outputs for each of the two input channels, resulting in four output signals in total.

For optimum performance, the correlation circuitry needs the phase information for the signal coming from the card. This information has to be defined by the µ-Processor by means of the register *BitPhase [7:0]*. This value defines the phase relation between the transmitter and receiver clock in multiples of t 1/13.56 MHz.

14.3.4 EVALUATION AND DIGITIZER CIRCUITRY

For each bit-half of the Manchester coded signal the correlation results are evaluated. The evaluation and digitizer circuit decides from the signal strengths of both bit-halves, whether the current bit is valid, and, if it is valid, the value of the bit itself or whether the current bit-interval contains a collision.

To do this in an optimum way, the user may select the following levels:

- *MinLevel*: Defines the minimum signal strength of the stronger bit-half's signal for being considered valid.
- *CollLevel*: Defines the minimum signal strength that has to be exceeded by the weaker half-bit of the Manchester-coded signal to generate a bit-collision. If the signal's strength is below this value, a 1 and 0 can be determined unequivocally.

CollLevel defines the minimum signal strength relative to the amplitude of the stronger half-bit.

After transmission of data, the card is not allowed to send its response before a certain time period, called frame guard time in the standard ISO14443. The length of this time period after transmission shall be set in the *RxWait-Register*. The *RxWait-Register* defines when the receiver is switched on after data transmission to the card in multiples of one bit-duration.

If register bit *RcvClkSelI* is set to 1, the I-clock is used to clock the correlator and evaluation circuits. If set to 0, the Q-clock is used.

Note: It is recommended to use the Q-clock.

15 SERIAL SIGNAL SWITCH

15.1 General

Two main blocks are implemented in the MF RC531. A digital circuitry, comprising state machines, coder and decoder logic and so on and an analog circuitry with the modulator and antenna drivers, receiver and amplification circuitry. The interface between these two blocks can be configured in the way, that the interfacing signals may be routed to the pins MFIN and MFOUT.

This topology supports, that the analog part of the one MF RC531 may be connected to the digital part of another device.

Note: The MFIN pin can only be accessed by 106 kbaud according to ISO14443A . The Manchester with Subcarrier- and the Manchester signal can only be accessed at the MFOUT pin at 106 kbaud according to ISO14443A.

15.2 Block Diagram

Figure 15-1 describes the serial signal switches. Three different switches are implemented in the serial signal switch in order to use the MF RC531 in different configurations.

The serial signal switch may also be used during the design In phase or for test purposes to check the transmitted and received data. Chapter [21.2](#page-131-0) describes analog test signals as well as measurements at the serial signal switch.

The following chapters describe the relevant registers used to configure and control the serial signal switch.

15.3 Registers Relevant for the Serial Signal Switch

The flags *DecoderSource* define the input signal for the internal Manchester decoder in the following way:

Table 15-1: Values for DecoderSource

ModulatorSource defines the signal that modulates the transmitted 13.56 MHz energy carrier. The modulated signal drives the pins TX1 and TX2.

Table 15-2: Values for ModulatorSource

MFOUTSelect selects the output signal, which is routed to the pin MFOUT.

Table 15-3: Values for MFOUTSelect

Note: To use *MFOUTSelect*, the value of test signal control bit *SignalToMFOUT* has to be 0.

15.4 Usage of the MFIN and MFOUT

15.4.1 ACTIVE ANTENNA CONCEPT

The MF RC531 analog circuitry may be used via the pins MFIN and MFOUT. To do so, the following register settings have to be made:

Register	Value	Signal	At MF RC531 Pin
ModulatorSource		Miller Pulse Coded	MFIN
l MFOUTSelect		Manchester Coded with sub-carrier	MFOUT
DecoderSource			

Table 15-4: Register setting to use the MF RC531 analog circuitry only

On the other hand, the MF RC531 digital circuitry may be used via the pins MFIN and MFOUT. To do so, the following register settings have to be made:

Table 15-5: Register setting to use the MF RC531 digital circuitry only

Two MF RC531 devices configured in the above described way may be connected to each other via the pins MFOUT and MFIN.

Note: The usage of the active antenna concept is only possible with a baudrate of 106kbaud according to ISO14443A.

15.4.2 DRIVING TWO RF-PARTS

It is possible, to connect a 'passive antenna' to pins TX1, TX2 and RX (via the appropriate filter and matching circuit) and at the same time an Active Antenna to the pins MFOUT and MFIN.

In this configuration, two RF-parts may be driven (one after another) by one μ -Processor.

16 MIFARE® HIGHER BAUDRATES

The MIFARE[®] Classic system is specified with a fix Baud-rate of 106 kBaud for the communication on the RF interface. ISO 14443 in the existing version also defines 106 kBaud at least for the initial phase of a communication between PICC and PCD.

To speed up the communication between a terminal and a card to cover requirements for large data transmission the MF RC531 supports the MIFARE® higher baudrates communication in combination with e.g. a µController IC like the MI $\mathsf{FARE}^\circledast$ ProX.

Communication direction	Baudrates [kbaud]
MF RC531 based PCD $\rightarrow \mu$ C PICC supporting higher baudrates	106, 212, 424
µC PICC supporting higher baudrates \rightarrow MF RC531 based PCD	106, 212, 424

Table 16-1 MIFARE® Higher Baudrates

The MIFARE® Higher Baudrates' concept will be described in the Application Note: '*MIFARE®* Implementation of Higher Baudrates'. This Application Note will cover also the integration a MIFARE[®] Higher Baudrates communication concept in current applications.

17 ISO14443 B

The international standard ISO14443 standard covers 2 communication schemes: the ISO14443-A and the ISO14443-B.

The MF RC531 reader IC fully supports the ISO14443.

The following registers and flags cover the ISO 14443B communication scheme:

Table 17-1 Registers associated with ISO14443-B

As a reference documentation the international standard *ISO14443 'Identification cards- Contactless integrated circuit(s) cards- Proximity cards, part 1-4'* can be taken.

Note: Philips Semiconductors does not offer a basic function library to design in the ISO14443 B protocol.

18 MF RC531 COMMAND SET

18.1 General Description

The MF RC531 behaviour is determined by an internal state machine capable to perform a certain set of commands. The commands can be started by writing the according command-code to the *Command-Register*.

Arguments and/or data necessary to process a command are mainly exchanged via the FIFO buffer.

18.2 General Behaviour

- Each command, that needs a data stream (or data byte stream) as input will immediately process the data it finds in the FIFO buffer.
- Each command that needs a certain number of arguments will start processing only when it has received the correct number of arguments via the FIFO buffer.
- The FIFO buffer is not cleared automatically at command start. Therefore, it is also possible to write the command arguments and/or the data bytes into the FIFO buffer and start the command afterwards.
- Each command (except the *StartUp-Command*) may be interrupted by the µ-Processor by writing a new command code into the *Command-Register* e.g.: the *Idle-Command*.

18.3 MF RC531 Commands Overview
MF RC531 Commands Overview Continued

Table 18-1: MF RC531 Command Overview

18.3.1 BASIC STATES

18.3.2 STARTUP COMMAND 3F_{HEX}

The *StartUp-Command* runs the Reset- and Initialisation Phase. It does not need or return any data. It can not be activated by the μ -Processor but is started automatically after one of the following events:

- Power On Reset caused by power up at Pin DVDD
- Power On Reset caused by power up at Pin AVDD
- Negative Edge at Pin RSTPD

The Reset-Phase defines certain register bits by an asynchronous reset. The Initialisation-Phase defines certain registers with values taken from the E²PROM.

When the *StartUp-Command* has finished, the *Idle-Command* is entered automatically.

Notes:

- The μ -Processor must not write to the MF RC531 as long as the MF RC531 is busy executing the *StartUp-Command*. To ensure this, the µ-Processor shall poll for the *Idle-Command* to determine the end of the Initialisation Phase (see also chapter [11.4](#page-92-0)).
- As long as the *StartUp-Command* is active, only reading from page 0 of the MF RC531 is possible.
- The *StartUp-Command* can not be interrupted by the u-Processor.

18.3.3 IDLE COMMAND 00HEX

The *Idle-Command* switches the MF RC531 to its inactive state. In this Idle-state it waits for the next command. It does not need or return any data. The device automatically enters the Idle-state when a command finishes. In this case the MF RC531 simultaneously initiates an interrupt request by setting bit *IdleIRq*. Triggered by the μ -Processor, the *Idle-Command* may be used to stop execution of all other commands (except the *StartUp Command*). In that case no *IdleIRq* is generated.

Remark: Stopping a command with the *Idle Command* does not clear the FIFO buffer content.

18.4 Commands for Card Communication

The MF RC531 is a fully ISO 14443 compliant reader IC. Therefore, the command set of this IC allows more flexibility and more generalised commands compared to MIFARE® dedicated reader ICs. The following chapter describes the command set for card communication in general ending with the MIFARE[®] related authentication procedure.

18.4.1 TRANSMIT COMMAND 1AHEX

The *Transmit-Command* takes data from the FIFO buffer and forwards it to the transmitter. It does not return any data. The *Transmit-Command* can only be started by the µ-Processor.

18.4.1.1 Working with the Transmit Command

To transmit data one of the following sequences may be used:

- 1. All data, that shall be transmitted to the card is written to the FIFO while the *Idle-Command* is active. After that, the command code for the *Transmit-Command* is written to the *Command-Register*. Note: This is possible for transmission of data with a length of up to 64 bytes.
- 2. The command code for the *Transmit-Command* is written to the *Command-Register* first. Since no data is available in the FIFO, the command is only enabled but transmission is not triggered yet. Data transmission really starts with the first data byte written to the FIFO. To generate a continuous data stream on the RF-interface, the µ-Processor has to put the next data bytes to the FIFO in time. Note: This allows transmission of data of any length but requires that data is available in the FIFO in time.
- 3. A part of the data, that shall be transmitted to the card is written to the FIFO while the *Idle-Command* is active. After that, the command code for the *Transmit-Command* is written to the *Command-Register*. While the *Transmit-Command* is active, the μ -Processor may feed further data to the FIFO, causing the transmitter to append it to the transmitted data stream. Note: This enables transmission of data of any length but requires that data is available in the FIFO in time.

When the transmitter requests the next data byte to keep the data stream on the RF-interface continuous but the FIFO buffer is empty, the *Transmit-Command* automatically terminates. This causes the internal state machine to change its state from Transmit to Idle.

If data transmission to the card is finished, the MF RC531 sets the flag *TxIRq* to signal it to the µ-Processor.

Remark: If the µ-Processor overwrites the transmit code in the *Command-Register* with the *Idle-Command* or any other command, transmission stops immediately with the next clock cycle. This may produce output signals that are not according to ISO14443-A.

18.4.1.2 RF-Channel Redundancy and Framing

Each transmitted frame consists of a SOF (start of frame) pattern, followed by the data stream and is closed by an EOF (end of frame) pattern. These different phases of the transmit sequence may be monitored by watching *ModemStat*e of *PrimaryStatus-Register* (see [18.4.4\)](#page-117-1).

Depending on the setting of bit *TxCRCEn* in the *ChannelRedundancy-Register* a CRC is calculated and appended to the data stream. The CRC is calculated according the settings in the *ChannelRedundancy Register*. Parity generation is handled according the settings in the *ChannelRedundancy-Register* (bits *ParityEn* and *ParityOdd)*.

18.4.1.3 Transmission of Bit Oriented Frames

The transmitter may be configured to send an incomplete last byte. To achieve this *TxLastBits* has to be set to a value unequal zero. This is shown in the figure below.

The figure shows the data stream if *ParityEn* is set in *ChannelRedundancy-Register*. All fully transmitted bytes are followed by a parity check bit, but the incomplete byte is not followed by a parity check bit. After transmission, *TxLastBits* is cleared automatically.

Note: If *TxLastBits* is not equal to zero CRC generation has to be disabled. This is done by clearing the bit *TxCRCEn* in the *ChannelRedundancy Register*.

18.4.1.4 Transmission of Frames with more than 64 Bytes

To generate frames with more than 64 bytes, the µ-Processor has to write data into the FIFO buffer while the *Transmit Command* is active. The state machine checks the FIFO status when it starts transmitting the last bit of the actual data stream (the check time is marked below with arrows).

As long as the internal signal 'Accept Further Data' is 1 further data may be loaded to the FIFO. The MF RC531 appends this data to the data stream transmitted via the RF-interface. If the internal signal 'Accept Further Data' is 0 the transmission will terminate. All data written into the FIFO buffer after 'Accept Further Data' went 0 will not be transmitted anymore, but remain in the FIFO buffer.

Remark: If parity generation is enabled (*ParityEn* bit is 1) the parity bit is the last bit to be transmitted. This delays the signal 'Accept Further Data' for one bit duration.

If *TxLastBits* is unequal zero the last byte is not transmitted completely, but only the number of bits set in *TxLastBits* are transmitted (starting with the least significant bit).

Thus, the internal state machine has to check the FIFO status at an earlier point in time (shown in the figure below).

Since *TxLastBits* = 4 in this example, transmission stops after Bit 3 is transmitted. If configured, the frame is completed with an EOF.

The figure above also shows a write access to the *FIFOData Register* right before the FIFO's status is checked. This leads to 'FIFO empty' going to 0 again and therefore 'Accept Further Data' stays active. The new byte written is transmitted via the RF-interface.

'Accept Further Data' is changed only by the 'Check FIFO empty' function. This function verifies 'FIFO empty' one bit duration before the last expected bit transmission.

18.4.2 RECEIVE COMMAND 16_{HEX}

The *Receive-Command* activates the receiver circuitry. All data received from the RF interface is returned via the FIFO buffer. The *Receive-Command* can be started either by the µ-Processor or automatically during execution of the *Transceive-Command*.

Note: This command may be used for test purposes only, since there is no timing relation to the *Transmit-Command*.

18.4.2.1 Working with the Receive Command

After starting the *Receive Command* the internal state machine decrements the value set in the *RxWait-Register* with every bit-clock. From 3 down to 1 the analog receiver circuitry is prepared and activated. When the counter reaches 0, the receiver starts monitoring the incoming signal at the RF-interface. If the signal strength reaches a level higher than the value set in the *MinLevel-Register* it finally starts decoding. The decoder stops, if no more signal can be detected on the receiver input pin Rx. The decoder indicates termination of operation by setting bit *RxIRq*.

The different phases of the receive sequence may be monitored by watching *ModemState* of the *PrimaryStatus-Register* (see [18.4.4\)](#page-117-1).

Note: Since the counter values from 3 to 0 are necessary to initialise the analog receiver circuitry the minimum value for *RxWait* is 3.

18.4.2.2 RF-Channel Redundancy and Framing

The decoder expects a SOF pattern at the beginning of each data stream. If a SOF is detected, it activates the serial to parallel converter and gathers the incoming data bits. Every completed byte is forwarded to the FIFO. If an EOF pattern is detected or the signal strength falls below *MinLevel* set in the *RxThreshold Register*, the receiver and the decoder stop, the *Idle-Command* is entered and an appropriate response for the µ-Processor is generated (interrupt request activated, status flags set).

If bit *RxCRCEn* in the *ChannelRedundancy Register* is set a CRC block is expected. The CRC block may be one byte or two bytes according to bit *CRC8* in the *ChannelRedundancy Register*.

Remark: The received CRC block is not forwarded to the FIFO buffer if it is correct. This is realised by shifting the incoming data bytes through an internal buffer of either one or two bytes (depending on the defined CRC). The CRC block remains in this internal buffer. As a consequence all data bytes are available in the FIFO buffer one or two bytes delayed.

If the CRC fails all received bytes are forwarded to the FIFO buffer (including the faulty CRC itself).

If *ParityEn* is set in the *ChannelRedundancy Register* a parity bit is expected after each byte. If bit *ParityOdd* is set to 1, the expected parity is an odd parity, otherwise an even parity is expected.

ISO 14443 Reader IC ME ROSS AND READER

18.4.2.3 Collision Detection

If more than one card is within the RF-field during the card selection phase, they will respond simultaneously. The MF RC531 supports the algorithm defined in ISO14443-A to resolve data-collisions of cards serial numbers by doing the so-called anti-collision procedure. The basis for this is the ability to detect bitcollisions.

Bit-collision detection is supported by the used bit-coding scheme, namely the Manchester-coding. If in the first and second half-bit of a bit a sub-carrier modulation is detected, instead of forwarding a 1 or a 0 a bit collision will be signalled. To distinguish a 1 or 0-bit from a bit-collision, the MF RC531 uses the setting of *CollLevel*. If the amplitude of the half-bit with smaller amplitude is larger than defined by *CollLevel*, the MF RC531 indicates a bit-collision.

If a bit-collision is detected, the error flag *CollErr* is set. If a bit-collision is detected in a parity bit, the flag *ParityErr* is set indicating a parity error.

Independent from the detected collision the receiver continues receiving the incoming data stream. In case of a bit-collision, the decoder forwards 1 at the collision position.

Note: As an exception, if bit *ZeroAfterColl* is set, all bits received after the first bit-collision are forced to zero, regardless whether a bit-collision or an unequivocal state has been detected. This feature eases for the software to carry out the anti-collision procedure defined in ISO14443-A.

When the first bit collision in a frame is detected, the bit position of this collision is stored in the *CollPos Register*.

The collision position follows the table below:

Table 18-2: Returned Values for Bit Collision Positions

The parity bits are not counted in *CollPos*, since a bit-collision in a parity bit per definition succeeds a bitcollision in the data bits. If a collision is detected in the SOF a frame error is reported and no data is forwarded to the FIFO buffer. In this case the receiver continues to monitor the incoming signal and generates the correct notifications to the µ-Processor when the ending of the faulty input stream is detected. This helps the µ-Processor to determine the time when it is allowed next to send anything to the card.

18.4.2.4 Receiving Bit Oriented Frames

The receiver can handle byte streams with incomplete bytes, resulting in bit oriented frames. To support this, the following values may be used:

• *RxAlign* selects a bit offset for the first incoming byte, e.g. if *RxAlign* is set to 3, the first 5 bits received are forwarded to the FIFO buffer. Further bits are packed into bytes and forwarded. After reception, *RxAlign* is cleared automatically.

If *RxAlign* is set to zero, all incoming bits are packed into one byte.

• *RxLastBits* returns the number of bits valid in the last received byte, e.g. if *RxLastBits* evaluates to 5 at the end of the receiving command, the 5 least significant bits are valid. *RxlastBits* evaluates to zero if the last byte is complete.

RxLastBits is valid only, if no frame error is indicated by the flag *FrameErr*. If *RxAlign* is set to a value other than zero and also *ParityEn* is active, the first parity bit is not checked but ignored.

18.4.2.5 Communication Errors

The following table shows which event causes the setting of error flags:

Table 18-3: Communication Error Table

18.4.3 TRANSCEIVE COMMAND 1E_{HEX}

The *Transceive-Command* first executes the *Transmit-Command* (see [18.4.1](#page-110-0)) and then automatically starts the *Receive-Command* (see [18.4.2\)](#page-114-0). All data that shall be transmitted is forwarded via the FIFO buffer and all data received is returned via the FIFO buffer. The *Transceive-Command* can be started only by the µ-Processor.

Note: To adjust the timing relation between transmitting and receiving, the *RxWait Register* is used to define the time delay from the last bit transmitted until the receiver is activated. Furthermore, the *BitPhase Register* determines the phase-shift between the transmitter and the receiver clock.

18.4.4 STATES OF THE CARD COMMUNICATION

The actual state of the transmitter and receiver state machine can be fetched from *ModemState* in the *PrimaryStatus Register*.

The assignment of *ModemState* to the internal action is shown in the following table:

Table 18-4: Meaning of ModemState

18.4.5 STATE DIAGRAM FOR THE CARD COMMUNICATION

ISO 14443 Reader IC ME ROSS AND READER

18.5 Commands to Access the E²PROM

18.5.1 WRITEE2 COMMAND 01HEX

18.5.1.1 Overview

The *WriteE2-Command* interprets the first two bytes in the FIFO buffer as E²PROM starting byte-address. Any further bytes are interpreted as data bytes and are programmed into the E²PROM, starting from the given E²PROM starting byte-address. This command does not return any data.

The *WriteE2-Command* can only be started by the µ-Processor. It will not stop automatically but has to be stopped explicitly by the µ-Processor by issuing the *Idle-Command*.

18.5.1.2 Programming Process

One byte up to 16 byte can be programmed into the EEPROM in one programming cycle. The time needed will be in any case about 5.8ms.

The state machine copies all data bytes prepared in the FIFO buffer to the E²PROM input buffer. The internal E²PROM input buffer is 16 byte long, which is equal the block size of the E²PROM. A programming cycle is started either if the last position of the E²PROM input buffer is written or if the last byte of the FIFO buffer has been fetched.

As long as there are unprocessed bytes in the FIFO buffer or the E²PROM programming cycle still is in progress, the flag *E2Ready* is 0. If all data from the FIFO buffer are programmed into the E²PROM, the flag *E2Ready* is set to1. Together with the rising edge of *E2Ready* the interrupt request flag *TxIRq* indicates a 1. This may be used to generate an interrupt when programming of all data is finished.

After the *E2Ready* bit is set to 1, the *WriteE2-Command* may be stopped by the µ-Processor by issuing the *Idle-Command*.

Note: During the E2PROM programming indicated by *E2Ready = 0* the WRITEE2 command cannot be stopped by any other command.

18.5.1.3 Timing Diagram

The following diagram shows programming of 5 bytes into the E²PROM:

Explanation: It is assumed, that the MF RC531 finds and reads Byte 0 before the μ -Processor is able to write Byte 1 ($t_{prog,del}$ = 300 ns). This causes the MF RC531 to start the programming cycle, which needs about t_{pro} = 5.8 ms. In the meantime the µ-Processor stores Byte 1 to Byte 4 to the FIFO buffer. Assuming, that the E²PROM starting byte-address is e.g. 16C_{hex} then Byte 0 is stored exactly there. The MF RC531 copies the following data bytes into the E²PROM input buffer. Copying Byte 3, it detects, that this data byte has to be programmed at the E²PROM byte-address 16F_{hex}. Since this is the end of the memory block, the MF RC531 automatically starts a programming cycle. In the next turn, Byte 4 will be programmed at the E²PROM byteaddress 170hex. Since this is the last data byte, the flags (*E2Ready* and *TxIRq*) that indicate the end of the E²PROM programming activity will be set.

Although all data has been programmed into the E2PROM, the MF RC531 stays in the *WriteE2-Command*. Writing further data to the FIFO would lead to further E²PROM programming, continuing at the E²PROM byte-address 171hex. The command is stopped using the *Idle-Command*.

18.5.1.4 Error Flags for the WriteE2 Command

Programming is inhibited for the E²PROM blocks 0 (E²PROM's byte-address 00_{hex} to $0F_{hex}$). Programming to these addresses sets the flag *AccessErr*. No programming cycle is started. Addresses above 1FF_{hex} are taken modulo 200_{hex} (for the E²PROM memory organisation, refer to chapter [6.](#page-71-0)).

ISO 14443 Reader IC ME ROS31 ME RC531

18.5.2 READE2 COMMAND 03_{HEX}

18.5.2.1 Overview

The *ReadE2-Command* interprets the first two bytes found in the FIFO buffer as E²PROM starting byte-address. The next byte specifies the number of data bytes that shall be returned. When all three argument-bytes are available in the FIFO buffer, the specified number of data bytes is copied from the E²PROM into the FIFO buffer, starting from the given E²PROM starting byte-address. The *ReadE2-Command* can be triggered only by the u-Processor. It stops automatically when all data has been delivered.

18.5.2.2 Error Flags for the ReadE2 Command

Reading is inhibited for the E²PROM blocks 8_{hex} up to $1F_{hex}$ (key memory area). Reading from these addresses sets the flag *AccessErr* to 1. Addresses above 1FF_{hex} are taken modulo 200_{hex} (for the E²PROM memory organisation, refer to chapter [6\)](#page-71-0).

18.6 Diverse Commands

18.6.1 LOADCONFIG COMMAND 07HEX

18.6.1.1 Overview

The *LoadConfig-Command* interprets the first two bytes found in the FIFO buffer as E²PROM starting byte-address. When the two argument-bytes are available in the FIFO buffer, 32 bytes from the E²PROM are copied into the MF RC531 control and configuration registers, starting at the given E²PROM starting byte-address. The *LoadConfig-Command* can only be started by the µ-Processor. It stops automatically when all relevant registers have been copied.

18.6.1.2 Register Assignment

The 32 bytes of E²PROM content, beginning with the E²PROM starting byte-address, is written to the MF RC531 register 10_{hex} up to register 2F_{hex} (for the E²PROM memory organisation see also [6](#page-71-0)).

Note: The procedure for the register assignment is the same as it is for the Start Up Initialisation (see [11.3\)](#page-91-0). The difference is, that the E²PROM starting byte-address for the Start Up Initialisation is fixed to 10_{hex} (Block 1, Byte 0). With the *LoadConfig-Command* it can be chosen.

18.6.1.3 Relevant Error Flags for the LoadConfig-Command

Valid E²PROM starting byte-addresses are in the range from 10_{hex} up to 60_{hex} .

Copying from block 8hex up to 1Fhex (keys) is inhibited. Reading from these addresses sets the flag *AccessErr* to 1. Addresses above 1FF $_{hex}$ are taken modulo 200 $_{hex}$ (for the E²PROM memory organisation refer to chapter 6).

18.6.2 CALCCRC COMMAND 12HEX

18.6.2.1 Overview

The *CalcCRC-Command* takes all data from the FIFO buffer as input bytes for the CRC-Coprocessor. All data stored in the FIFO buffer before the command is started will be processed. This command does not return any data via the FIFO buffer, but the content of the CRC-register can be read back via the *CRCResultLSB-register* and the *CRCResultMSB-register*. The *CalcCRC-Command* can only be started by the µ-Processor. It does not stop automatically but has to be stopped explicitly by the µ-Processor with the *Idle-Command*. If the FIFO buffer is empty, the *CalcCRC-Command* waits for further input from the FIFO buffer.

18.6.2.2 CRC-Coprocessor Settings

For the CRC-Coprocessor the following parameters may be configured:

The CRC polynomial for the 8-bit CRC is fixed to $x^8 + x^4 + x^3 + x^2 + 1$. The CRC polynomial for the 16-bit CRC is fixed to $x^{16} + x^{12} + x^5 + 1$.

18.6.2.3 Status Flags of the CRC-Coprocessor

The status flag *CRCReady* indicates, that the CRC-Coprocessor has finished processing of all data bytes found in the FIFO buffer. With the *CRCReady* flag setting to 1, an interrupt is requested with *TxIRq* being set. This supports interrupt driven usage of the CRC-Coprocessor.

When *CRCReady* and *TxIRq* are set to 1, respectively, the content of the *CRCResultLSB-* and *CRCResultMSB-register* and the flag *CRCErr* is valid.

The *CRCResultLSB-* and *CRCResultMSB-register* hold the content of the CRC register, the *CRCErr* flag indicates CRC validity for the processed data.

18.7 Error Handling during Command Execution

If any error is detected during command execution, this is shown by setting the status flag *Err* in the *PrimaryStatus Register*. For information about the cause of the error, the µ-Processor may evaluate the status flags in the *ErrorFlag Register*.

Table 18-6: Error Flags Overview

18.8 MIFARE® Classic Security Commands

18.8.1 LOADKEYE2 COMMAND 0BHEX

18.8.1.1 Overview

The *LoadKeyE2-Command* interprets the first two bytes found in the FIFO buffer as E²PROM starting byte-address. The E²PROM bytes starting from the given starting byte-address are interpreted as key, stored in the correct key format as described in chapter [6.4.1](#page-76-0). When all two argument-bytes are available in the FIFO buffer, the command execution starts. The *LoadKeyE2-Command* can be started only by the µ-Processor. It stops automatically after having copied the key from the E²PROM into the key buffer.

18.8.1.2 Relevant Error Flags for the LoadKeyE2-Command

If the key format is not correct (see chapter [6.4.1\)](#page-76-0) an undefined value is copied into the key buffer and the flag *KeyError* is set.

18.8.2 LOADKEY COMMAND 19HEX

18.8.2.1 Overview

The *LoadKey-Command* interprets the first twelve bytes it finds in the FIFO buffer as key, stored in the correct key format as described in chapter [6.4.1.](#page-76-0)

When the twelve argument-bytes are available in the FIFO buffer they are checked and, if valid, are copied into the key buffer (see also [19.2\)](#page-126-0).

The *LoadKey-Command* can only be started by the u-Processor. It stops automatically after having copied the key from the FIFO buffer into the key buffer.

18.8.2.2 Relevant Error Flags for the LoadKey-Command

All bytes requested are copied from the FIFO buffer to the key buffer. If the key format is not correct (see chapter [6.4.1](#page-76-0)) an undefined value is copied into the key buffer and the flag *KeyError* is set.

ISO 14443 Reader IC ME ROS31 ME RC531

18.8.3 AUTHENT1 COMMAND 0C_{HEX}

18.8.3.1 Overview

The *Authent1-Command* is a special *Transceive-Command*: it takes six argument bytes which are sent to the card. The card's response is not forwarded to the µ-Processor, but is used to check the authenticity of the card and to prove authenticity of the MF RC531 to the card.

The *Authent1-Command* can be triggered only by the u-Processor. The sequence of states for this command is the same as for the *Transceive-Command* (see [18.4.3](#page-117-0)).

18.8.4 AUTHENT2 COMMAND 14HEX

18.8.4.1 Overview

The *Authent2-Command* is a special *Transceive-Command.* It does not need any argument byte but all necessary data which has to be sent to the card is assembled by the MF RC531 itself. The card response is not forwarded to the µ-Processor, but is used to check the authenticity of the card and to prove authenticity of the MF RC531 to the card.

The *Authent2-Command* can only be started by the u-Processor. The logical sequence for this command is the same as for the Transceive-Command (see [18.4.3](#page-117-0)).

18.8.4.2 Effect of the Authent2-Command

If the *Authent2-Command* was successful, authenticity of card and MF RC531 is proved. In this case, the control bit *Crypto1On* is set automatically. When bit *Crypto1On* is set, all further card communication is done encrypted, using the Crypto1 security algorithm. If the Authent2-Command fails, bit *Crypto1On* is cleared.

Note: The flag *Crypto1On* can not be set by the µ-Processor but only through a successfully performed *Authent2-Command*. The µ-Processor may clear the bit *Crypto1On* to continue with plain card communication.

Note: The *Authent2-Command* has to be executed immediately after a successful *Authent1-Command* (see [18.8.3\)](#page-125-0). Furthermore, the keys stored in the key buffer and those on the card have to match.

ISO 14443 Reader IC ME ROS31 ME RC531

19 MIFARE® **CLASSIC AUTHENTICATION AND CRYPTO1**

19.1 General

The security algorithm implemented in MIFARE® Classic products is called Crypto1. It is based on a proprietary stream cipher with a key length of 48 bits. To access data of a MIFARE® Classic card, the knowledge of the according key is necessary. For successful card authentication and subsequent access to the card's data stored in the EEPROM, the correct key has to be available in the MF RC531. After a card is selected as defined in ISO14443A the user may continue with the MIFARE® Classic protocol. In this case it is mandatory to perform a card authentication. The Crypto1 authentication is a 3-pass authentication. This procedure is done automatically with the execution of *Authent1-* (see [18.8.3\)](#page-125-0) and the *Authent2-Commands* (see [18.8.4\)](#page-125-1). During the card authentication procedure, the security algorithm is initialised. The communication with a MIFARE® Classic card following a successful authentication is encrypted.

19.2 Crypto1 Key Handling

During the authentication command the MF RC531 reads the key from the internal key buffer. The key is always taken from the key buffer. Therefore, the commands for Crypto1 authentication do not require addressing of a key. The user has to ensure, that the correct key is prepared in the key buffer before the card authentication is triggered.

The key buffer can be loaded

- from the E²PROM with the *LoadKeyE2-Command* (see [18.8.1](#page-124-0))
- directly from the µ-Processor via the FIFO-Buffer with the *LoadKey-Command* (see [18.8.2](#page-124-1))

This is shown in the following figure:

19.3 Performing MIFARE® **Classic Authentication**

To enable authentication of MIFARE[®] Classic cards the Crypto1 security algorithm is implemented. To obtain valid authentication, the correct key has to be available in the key buffer of the MF RC531.

- Ö Step 1: Load the internal key buffer by means of the *LoadKeyE2-* (see [18.8.1\)](#page-124-0) or the *LoadKey-Command* (see [18.8.2\)](#page-124-1).
- Ö Step 2: Start the *Authent1-Command* (see [18.8.3](#page-125-0)). When finished, check the error flags to obtain the status of the command execution.
- Ö Step 3: Start the *Authent2-Command* (see [18.8.4](#page-125-1)). When finished, check the error flags and bit *Crypto1On* to obtain the status of the command execution.

20 TYPICAL APPLICATION

20.1 Circuit Diagram

The figure below shows a typical application, where the antenna is directly connected to the MF RC531:

ISO 14443 Reader IC ME ROSS AND READER

20.2 Circuit Description

The matching circuit consists of an EMC low pass filter (L0 and C0), a matching circtuitry (C1 and C2), and a receiving circuit (R1, R2, C3 and C4), and the antenna itself.

For more detailed information about designing and tuning an antenna please refer to the Application Note

'MIFARE® *and I CODE MICORE reader IC family; Directly Matched Antenna Design'* and

'MIFARE® *(14443A) 13,56 MHz RFID Proximity Antennas'*.

20.2.1 EMC LOW PASS FILTER

The MIFARE® system operates at a frequency of 13.56 MHz. This frequency is generated by a quartz oscillator to clock the MF RC531 and is also the basis for driving the antenna with the 13.56 MHz energy carrier. This will not only cause emitted power at 13.56 MHz but will also emit power at higher harmonics. The international EMC regulations define the amplitude of the emitted power in a broad frequency range. Thus, an appropriate filtering of the output signal is necessary to fulfil these regulations.

A multi-layer board it is recommended to implement a low pass filter as shown in the circuit above. The low pass filter consists of the components L0 and C0. The recommended values are given in the above mentioned application notes.

Note: To achieve best performance all components shall have at least the quality of the recommended ones.

Note: The layout has a major influence on the overall performance of the filter.

20.2.2 ANTENNA MATCHING

Due to the impedance transformation of the given low pass filter, the antenna coil has to be matched to a certain impedance. The matching elements C1 and C2 can be estimated and have to be fine tuned depending on the design of the antenna coil.

The correct impedance matching is important to provide the optimum performance. The overall Quality factor has to be considered to guarantee a proper ISO14443 communication scheme. Environmental influences have to considered as well as common EMC design rules.

For details refer to the above mentioned application notes.

Note: Do not exceed the current limits I_{NDD} , otherwise the chip might be destroyed.

Note: The overall 13.56MHz RFID proximity antenna design with the MF RC531 chip is straight forward and doesn't require a special RF-know how. However, all relevant parameters have to be considered to guarantee an overall optimum performance together with international EMC compliance.

20.2.3 RECEIVING CIRCUIT

The internal receiving concept of the MF RC531 makes use of both side-bands of the sub-carrier load modulation of the card response. No external filtering is required.

It is recommended to use the internally generated VMID potential as the input potential of pin RX. This DC voltage level of VMID has to be coupled to the Rx-pin via R2. To provide a stable DC reference voltage a capacitance C4 has to be connected between VMID and ground.

Considering the (AC) voltage limits at the Rx-pin the AC voltage divider of R1 $+$ C3 and R2 has to be designed. Depending on the antenna coil design and the impedance matching the voltage at the antenna coil varies from antenna design to antenna design. Therefore the recommended way to design the receiving circuit is to use the given values for R1, R2, and C3 from the above mentioned application note, and adjust the voltage at the Rx-pin by varying R1 within the given limits.

Note: R2 is AC-wise connected to ground (via C4).

20.2.4 ANTENNA COIL

The precise calculation of the antenna coils' inductance is not practicable but the inductance can be **estimated** using the following formula. We recommend designing an antenna either with a circular or rectangular shape.

l1 Length of one turn of the conductor loop

D₁ Diameter of the wire or width of the PCB conductor respectively

K............... Antenna Shape Factor (K = 1,07 for circular antennas and K = 1,47 for square antennas)

N₁ Number of turns

ln Natural logarithm function

The actual values of the **antenna inductance, resistance, and capacitance at 13.56 MHz** depend on various parameters like:

- antenna construction (Type of PCB)
- thickness of conductor
- distance between the windings
- shielding laver
- metal or ferrite in the near environment

Therefore a measurement of those parameters under real life conditions, or at least a rough measurement and a tuning procedure is recommended to guarantee the optimum performance. For details refer to the above mentioned application notes.

21 TEST SIGNALS

21.1 General

The MF RC531 allows different kind of signal measurements. These measurements can be used to check the internally generated and received signals using the possibilities of the serial signal switch as described in chapter [15.](#page-102-0)

Furthermore, with the MF RC531 the user may select internal analogue signals to measure them at pin AUX and internal digital signals to observe them on pin MFOUT by register selections. These measurements can be helpful during the design-in phase to optimise the receiver's behaviour or for test purpose.

21.2 Measurements Using the Serial Signal Switch

Using the serial signal switch at pin MFOUT the user may observe data send to the card or data received from the card. The following tables give an overview of the different signals available.

SignalToMFOUT	MFOUTSelect	Signal routed to MFOUT pin
		LOW
		HIGH
	2	Envelope
	3	Transmit NRZ
	4	Manchester with Subcarrier
	5	Manchester
	6	RFU
		RFU
		Digital Test signal

Table 21-1 Signal routed to MFOUT pin

Note: The routing of the Manchester and the Manchester with Subcarrier signal to the MFOUT is only possible at 106 kbaud according to ISO14443A.

21.2.1 TX-CONTROL

The following plot shows the signal measured at MFOUT using the serial signal switch to control the data sent to the card .Setting the flag *MFOUTSelect* to 3 data sent to the card is shown NRZ coded. *MFOUTSelect* set to 2 shows the Miller coded signal.

The RFOut signal is measured directly on the antenna showing the pulse shape of the RF signal. For detail information concerning the pulse of the RF signal please refer to the application note *'MIFARE® Design of MF RC 500 Matching Circuits and Antennas'*

Figure 19 TX Control Signals

21.2.2 RX-CONTROL

The following plot shows the beginning of a cards answer to a request signal. The signal RF shows the RF voltage measured directly on the antenna so that the cards load modulation is visible. *MFOUTSelect* set to 4 shows the Manchester decoded signal with subcarrier. *MFOUTSelect* set to 5 shows the Manchester decoded signal.

Figure 20 RX Control Signals

21.3 Analog Test-Signals

The analog test signals may be routed to pin AUX by selecting them with the register bits *TestAnaOutSel*.

Table 21-2: Analog Test Signal Selection

21.4 Digital Test-Signals

Digital test signals may be routed to pin MFOUT by setting bit *SignalToMFOUT* to 1. A digital test signal may be selected via the register bits *TestDigiSignalSel* in Register *TestDigiSelect*.

Table 21-3: Digital Test Signal Selection

If no test signals are used, the value for the *TestDigiSelect-Register* shall be 00_{hex}.

Note: All other values of *TestDigiSignalSel* are for production test purposes only.

21.5 Examples of Analog- and Digital Test Signals

Fig. 22 shows a MIFARE[®] Classic Card's answer to a request command using the Qclock receiving path.

RX –Reference is given to show the Manchester modulated signal at the RX pin. This signal is demodulated and amplified in the receiver circuitry VRXAmpQ shows the amplified side band signal having used the Q-Clock for demodulation. The signals VCorrDQ and VCorrNQ generated in the correlation circuitry are evaluated and digitised in the evaluation and digitizer circuitry. VEvalR and VEvalL show the evaluation signal of the right and left half bit. Finally, the digital test-signal S_data shows the received data which is send to the internal digital circuit and S valid indicates that the received data stream is valid.

Figure 21. Receiving path Q-Clock

22 ELECTRICAL CHARACTERISTICS

22.1 Absolute Maximum Ratings

Table 22-1: Absolute Maximum Ratings

22.2 Operating Condition Range

Table 22-2: Operating Condition Range

22.3 Current Consumption

Table 22-3: Current Consumption

22.4 Pin Characteristics

22.4.1 INPUT PIN CHARACTERISTICS

Pins D0 to D7, A0, and A1 have TTL input characteristics and behave as defined in the following table.

Table 22-4: Standard Input Pin Characteristics

The digital input pins NCS, NWR, NRD, ALE, A2, and MFIN have Schmitt-Trigger characteristics, and behave as defined in the following table.

Table 22-5: Schmitt-Trigger Input Pin Characteristics

Pin RSTPD has Schmitt-Trigger CMOS characteristics. In addition, it is internally filtered with an RC-lowpass filter, which causes a relevant propagation delay for the reset signal:

Table 22-6: RSTPD Input Pin Characteristics

The analog input pin RX has the following input capacitance:

Table 22-7: RX Input Capacitance

The analog input pin RX has the following input voltage range:

Table 22*-8*: *RX Input voltage range*

22.4.2 DIGITAL OUTPUT PIN CHARACTERISTICS

Pins D0 to D7, MFOUT and IRQ have CMOS output characteristics and behave as defined in the following table.

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
Vон	Output Voltage HIGH	$DVDD = 5 V$, $I_{OH} = -1$ mA	2.4	4.9		
		DVDD = $5 V$, $I_{OH} = -10$ mA	2.4	4.2		
Vol	Output Voltage LOW	DVDD = 5 V, I_{Q1} = 1 mA		25	400	mV
		$DVDD = 5 V$, $I_{OL} = 10 mA$		250	400	mV
Ιo	Output Current source or sink	$DVDD = 5 V$			10	mA

Table 22-8: Digital Output Pin Characteristics

Note: IRQ pin may also be configured as open collector. In that case the values for V_{OH} do not apply.

22.4.3 ANTENNA DRIVER OUTPUT PIN CHARACTERISTICS

The source conductance of the antenna driver pins TX1 and TX2 for driving the HIGH level can be configured via *GsCfgCW* in the *CwConductance Register*, while their source conductance for driving the LOW level is constant.

For the default configuration, the output characteristic is specified below:

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
Vон	Output Voltage HIGH	TVDD = 5.0 V, I_{Ω} = 20 mA		4.97		
		TVDD = 5.0 V, I_{OL} = 100 mA		4.85		
V _{OL}	Output Voltage LOW	TVDD = 5.0 V, I_{Ω} = 20 mA		30		mV
		TVDD = 5.0 V, I_{OL} = 100 mA		150		mV
ITX	Transmitter Output Current	Continuous Wave			200	mA _{peak}

Table 22-9: Antenna Driver Output Pin Characteristics

22.5 AC Electrical Characteristics

22.5.1 AC SYMBOLS

Each timing symbol has five characters. The first character is always 't' for time. The other characters indicate the name of a signal or the logic state of that signal (depending on position):

Example: t_{AVLL} = time for address valid to ALE low

22.5.2 AC OPERATING SPECIFICATION

22.5.2.1 Bus Timing for Separated Read/Write Strobe

Table 22-10: Timing Specification for Separated Read/Write Strobe

Note: For separated address and data bus the signal ALE is not relevant and the multiplexed addresses on the data bus don't care.

For the multiplexed address and data bus the address lines A0 to A2 have to be connected as described in [4.3](#page-13-0).

Table 22-11: Timing Specification for Common Read/Write Strobe

Note: For separated address and data bus the signal ALE is not relevant and the multiplexed addresses on the data bus don't care. For the multiplexed address and data bus the address lines A0 to A2 have to be connected as described in [4.3](#page-13-0).

22.5.2.3 Bus Timing for EPP

SYMBOL	PARAMETER	MIN	MAX	UNIT
t _{lllH}	nAStrb pulse width	20		ns
t_{AVLH}	Multiplexed Address Bus valid to nAStrb high (Set Up Time)	15		ns
t_{LHAX}	Multiplexed Address Bus valid after nAStrb high (Hold Time)	8		ns
t_{CLSL}	NCS low to nDStrb low	Ω		ns
t _{SHCH}	nDStrb high to NCS high	0		ns
t _{SLDV,R}	nDStrb low to DATA valid (read cycle)		65	ns
t _{SHDZ}	nDStrb low to DATA high impedance (read cycle)		20	ns
t _{SLDV.W}	nDStrb low to DATA valid (write cycle, Set up Time)		35	ns
t_{SHDX}	DATA hold after nDStrb high (write cycle, Hold Time)	8		ns
t_{SHRX}	nWrite hold after nDStrb high	8		ns
t _{SLSH}	nDStrb pulse width	65		ns
t _{RVSL}	nWrite valid to nDStrb low	8		ns
t _{SLWH}	nDStrb low to nWait high		75	ns
t _{SHWL}	nDStrb high to nWait low		75	ns

Table 22-12: Timing Specification for Common Read/Write Strobe

Remark: The figure does not distinguish between the Address Write Cycle and a Data Write Cycle. Take in account, that timings for the Address Write and Data Write Cycle are different. For the EPP-Mode the address lines A0 to A2 have to be connected as described in [4.3.](#page-13-0)
22.5.2.4 Timing for SPI compatible interface

Table 22-13 Timing Specification for SPI

Note: To send more than bytes in one datastream the NSS signal has to low all the time. To send more than one datastream NSS has to be set to HIGH level in between the datastreams.

22.5.3 CLOCK FREQUENCY

The clock input is pin 1, OSCIN.

The clock applied to the MF RC531 acts as time basis for the coder and decoder of the synchronous system. Therefore stability of clock frequency is an important factor for proper performance. To obtain highest performance, clock jitter shall be as small as possible. This is best achieved using the internal oscillator buffer with the recommended circuitry (see [12\)](#page-93-0).

23 E²PROM CHARACTERISTICS

The E²PROM has a size of $32x16x8 = 4.096$ bit.

Table 23-1:E²PROM Characteristics

24 ESD SPECIFICATION

To ensure the usage of the MF RC 531 during production the ICs is specified as described in the following table.

Table 24-1. ESD Specification

25 PACKAGE OUTLINES

25.1 SO32

Figure 255-1: Outline and Dimension of MF RC531 in SO32

26 TERMS AND ABBREVIATIONS

Definitions

27 LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips customers using or selling these products for use in such applications do so on their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.

28 REVISION HISTORY

Table 28-1: Document Revision History

Philips Semiconductors - a worldwide company

Contact Information

For additional information please visit **http://www.semiconductors.philips.com**.Fax: **+31 40 27 24825** For sales offices addresses send e-mail to: **sales.addresses@www.semiconductors.philips.com**.

© Koninklijke Philips Electronics N.V. 2002 SCA74

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.

The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without any notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Let's make things better.

Philips Semiconductors