



LPC1850/30/20/10

32-bit ARM Cortex-M3 MCU; up to 200 kB SRAM; Ethernet, two High-speed USB, LCD, and external memory controller

Rev. 1.2 — 17 February 2011

Objective data sheet

1. General description

The LPC1850/30/20/10 are ARM Cortex-M3 based microcontrollers for embedded applications. The ARM Cortex-M3 is a next generation core that offers system enhancements such as low power consumption, enhanced debug features, and a high level of support block integration.

The LPC1850/30/20/10 operate at CPU frequencies of up to 150 MHz. The ARM Cortex-M3 CPU incorporates a 3-stage pipeline and uses a Harvard architecture with separate local instruction and data buses as well as a third bus for peripherals. The ARM Cortex-M3 CPU also includes an internal prefetch unit that supports speculative branching.

The LPC1850/30/20/10 include up to 200 kB of on-chip SRAM, a quad SPI Flash Interface (SPIFI), a State Configurable Timer (SCT) subsystem, two High-speed USB controllers, Ethernet, LCD, an external memory controller, and multiple digital and analog peripherals.

2. Features and benefits

- Processor core
 - ◆ ARM Cortex-M3 processor, running at frequencies of up to 150 MHz.
 - ◆ ARM Cortex-M3 built-in Memory Protection Unit (MPU) supporting eight regions.
 - ◆ ARM Cortex-M3 built-in Nested Vectored Interrupt Controller (NVIC).
 - ◆ Non-maskable Interrupt (NMI) input.
 - ◆ JTAG and Serial Wire Debug, serial trace, eight breakpoints, and four watch points.
 - ◆ ETM and ETB support.
 - ◆ System tick timer.
- On-chip memory
 - ◆ 136 kB SRAM for code and data use.
 - ◆ Two 32 kB SRAM blocks with separate bus access. Both SRAM blocks can be powered down individually.
 - ◆ 32 kB ROM containing boot code and on-chip software drivers.
 - ◆ 32-bit One-Time Programmable (OTP) memory for general-purpose customer use.
- Clock generation unit
 - ◆ Crystal oscillator with an operating range of 1 MHz to 25 MHz.
 - ◆ 12 MHz internal RC oscillator trimmed to 1 % accuracy.
 - ◆ Ultra-low power RTC crystal oscillator.



- ◆ Two PLLs allow CPU operation up to the maximum CPU rate without the need for a high-frequency crystal. Second PLL can be used for USB.
- ◆ Clock output.
- Serial interfaces:
 - ◆ Quad SPI Flash Interface (SPIFI) with four lanes and data rates of up to 40 MB per second total.
 - ◆ 10/100T Ethernet MAC with RMI and MII interfaces and DMA support for high throughput at low CPU load. Support for IEEE 1588 time stamping/advanced time stamping (IEEE 1588-2008 v2).
 - ◆ One High-speed USB 2.0 Host/Device/OTG interface with DMA support and on-chip PHY.
 - ◆ One High-speed USB 2.0 Host/Device interface with DMA support, on-chip full-speed PHY and ULPI interface to external high-speed PHY.
 - ◆ Four 550 UARTs with DMA support: one UART with full modem interface; one UART with IrDA interface; three USARTs support synchronous mode and a smart card interface conforming to ISO7816 specification.
 - ◆ One C_CAN 2.0B controller with one channel.
 - ◆ Two SSP controllers with FIFO and multi-protocol support. Both SSPs with DMA support.
 - ◆ One Fast-mode Plus I²C-bus interface with monitor mode and with open-drain I/O pins conforming to the full I²C-bus specification. Supports data rates of up to 1 Mbit/s.
 - ◆ One standard I²C-bus interface with monitor mode and standard I/O pins.
 - ◆ One I²S interface with DMA support and with one input and one output.
- Digital peripherals:
 - ◆ External Memory Controller (EMC) supporting external SRAM, ROM, NOR flash, and SDRAM devices.
 - ◆ LCD controller with DMA support and a programmable display resolution of up to 1024H × 768V. Supports monochrome and color STN panels and TFT color panels; supports 1/2/4/8 bpp CLUT and 16/24-bit direct pixel mapping.
 - ◆ SD/MMC card interface.
 - ◆ Eight-channel General-Purpose DMA (GPDMA) controller can access all memories on the AHB and all DMA-capable AHB slaves.
 - ◆ Up to 80 General-Purpose Input/Output (GPIO) pins with configurable pull-up/pull-down resistors and open-drain modes.
 - ◆ GPIO registers are located on the AHB for fast access. GPIO ports have DMA support.
 - ◆ State Configurable Timer (SCT) subsystem on AHB.
 - ◆ Four general-purpose timer/counters with capture and match capabilities.
 - ◆ One motor control PWM for three-phase motor control.
 - ◆ One Quadrature Encoder Interface (QEI).
 - ◆ Repetitive Interrupt timer (RI timer).
 - ◆ Windowed watchdog timer.
 - ◆ Ultra-low power Real-Time Clock (RTC) on separate power domain with 256 bytes of battery powered backup registers.
 - ◆ Alarm timer; can be battery powered.

- Analog peripherals:
 - ◆ One 10-bit DAC with DMA support and a data conversion rate of 400 kSamples/s.
 - ◆ Two 10-bit ADCs with DMA support and a data conversion rate of 400 kSamples/s.
- Security:
 - ◆ Hardware-based AES security engine programmable through an on-chip API.
 - ◆ Two 128-bit secure OTP memories for AES key storage and customer use.
 - ◆ Unique ID for each device.
- Power:
 - ◆ Single 3.3 V (2.2 V to 3.6 V) power supply with on-chip internal voltage regulator for the core supply and the RTC power domain.
 - ◆ RTC power domain can be powered separately by a 3 V battery supply.
 - ◆ Four reduced power modes: Sleep, Deep-sleep, Power-down, and Deep power-down.
 - ◆ Overdrive mode to increase CPU and bus clock frequency.
 - ◆ Processor wake-up from Sleep mode via wake-up interrupts from various peripherals.
 - ◆ Wake-up from Deep-sleep, Power-down, and Deep power-down modes via external interrupts and interrupts generated by battery powered blocks in the RTC power domain.
 - ◆ Brownout detect with four separate thresholds for interrupt and forced reset.
 - ◆ Power-On Reset (POR).
- Available as 208-pin and 144-pin LQFP packages and as 100-pin, 180-pin, and 256-pin LPGA packages.

3. Applications

- Industrial
- Consumer
- White goods
- RFID readers
- e-Metering

4. Ordering information

Table 1. Ordering information


Type number	Package		Version
	Name	Description	
LPC1850FET256	LBGA256	plastic low profile ball grid array package; 256 balls; body 17 × 17 × 1 mm	sot740-2
LPC1850	LQFP208	<tbd>	<tbd>
LPC1850	BGA180	<tbd>	<tbd>
LPC1830FET256	LBGA256	plastic low profile ball grid array package; 256 balls; body 17 × 17 × 1 mm	sot740-2
LPC1830	LQFP208	<tbd>	<tbd>
LPC1830	BGA180	<tbd>	<tbd>
LPC1820	LQFP144	<tbd>	<tbd>
LPC1820FET100	BGA100	<tbd>	<tbd>
LPC1810	LQFP144	<tbd>	<tbd>
LPC1810FET100	BGA100	<tbd>	<tbd>

4.1 Ordering options

Table 2. Ordering options

Type number	SRAM	LCD	Ethernet	USB0 (Host, Device, OTG)	USB1 (Host, Device)	Package
LPC1850	200 kB	yes	yes	yes	yes	LBGA256
LPC1850	200 kB	yes	yes	yes	yes	LQFP208
LPC1850	200 kB	yes	yes	yes	yes	BGA180
LPC1830	200 kB	no	yes	yes	yes	LBGA256
LPC1830	200 kB	no	yes	yes	yes	BGA180
LPC1830	200 kB	no	yes	yes	yes	LQFP208
LPC1820	168 kB	no	no	yes	no	BGA100
LPC1820	168 kB	no	no	yes	no	LQFP144
LPC1810	136 kB	no	no	no	no	BGA100
LPC1810	136 kB	no	no	no	no	LQFP144

5. Block diagram




002aaf218

Fig 1. LPC1850/30/20/10 block diagram

6. Pinning information

6.1 Pinning



6.2 Pin description

On the LPC1850/30/20/10, digital pins are grouped into 16 ports, named P0 to P9 and PA to PF, with up to 20 pins used per port. Each digital pin may support up to four different digital functions, including General Purpose I/O (GPIO), selectable through the SCU registers. Note that the pin name is not indicative of the GPIO port assigned to it.

Analog functions and power pins are pinned out separately and do not share pins with digital functions.

Table 3. Pin description

Symbol	LBGGA256	Reset state [1]	Type	Description
Multiplexed digital pins				
P0_0 [2]	L3	I; PU	I/O	GPIO0[0] — General purpose digital input/output pin.
			I/O	SSP1_MISO — Master In Slave Out for SSP1.
			I	ENET_RXD1 — Ethernet receive data 1 (RMII/MII interface).
			-	n.c.
P0_1 [2]	M2	I; PU	I/O	GPIO0[1] — General purpose digital input/output pin.
			I/O	SSP1_MOSI — Master Out Slave in for SSP1.
			I	ENET_COL — Ethernet Collision detect (MII interface).
			-	n.c.

Table 3. Pin description ...continued

Symbol	LBGA256	Reset state [1]	Type	Description
P1_0 ^[2]	P2	I; PU	I/O	GPIO0[4] — General purpose digital input/output pin.
			I	CTIN_3 — SCT input 3. Capture input 1 of timer 1.
			I/O	EXTBUS_A5 — External memory address line 5.
			-	n.c.
P1_1 ^[2]	R2	I; PU	I/O	GPIO0[8] — General purpose digital input/output pin.
			O	CTOUT_7 — SCT output 7. Match output 3 of timer 1.
			I/O	EXTBUS_A6 — External memory address line 6. Boot control pin 0 (see Table 5).
			-	n.c.
P1_2 ^[2]	R3	I; PU	I/O	GPIO0[9] — General purpose digital input/output pin.
			O	CTOUT_6 — SCT output 6. Match output 2 of timer 1.
			I/O	EXTBUS_A7 — External memory address line 7. Boot control pin 1 (see Table 5).
			-	n.c.
P1_3 ^[2]	P5	I; PU	I/O	GPIO0[10] — General purpose digital input/output pin.
			O	CTOUT_8 — SCT output 8. Match output 0 of timer 2.
			-	n.c.
			O	EXTBUS_OE — LOW active Output Enable signal.
P1_4 ^[2]	T3	I; PU	I/O	GPIO0[11] — General purpose digital input/output pin.
			O	CTOUT_9 — SCT output 9. Match output 1 of timer 2.
			-	n.c.
			O	EXTBUS_BLS0 — LOW active Byte Lane select signal 0.
P1_5 ^[2]	R5	I; PU	I/O	GPIO1[8] — General purpose digital input/output pin.
			O	CTOUT_10 — SCT output 10. Match output 2 of timer 2.
			-	n.c.
			O	EXTBUS_CS0 — LOW active Chip Select 0 signal.
P1_6 ^[2]	T4	I; PU	I/O	GPIO1[9] — General purpose digital input/output pin.
			I	CTIN_5 — SCT input 5. Capture input 2 of timer 2.
			-	n.c.
			O	EXTBUS_WE — LOW active Write Enable signal.
P1_7 ^[2]	T5	I; PU	I/O	GPIO1[0] — General purpose digital input/output pin.
			I	U1_DSR — Data Set Ready input for UART1.
			O	CTOUT_13 — SCT output 13. Match output 1 of timer 3.
			I/O	EXTBUS_D0 — External memory data line 0.
P1_8 ^[2]	R7	I; PU	I/O	GPIO1[1] — General purpose digital input/output pin.
			O	U1_DTR — Data Terminal Ready output for UART1.
			O	CTOUT_12 — SCT output 12. Match output 0 of timer 3.
			I/O	EXTBUS_D1 — External memory data line 1.

Table 3. Pin description ...continued

Symbol	LBGA256	Reset state [1]	Type	Description
P1_9 [2]	T7	I; PU	I/O	GPIO1[2] — General purpose digital input/output pin.
			O	U1_RTS — Request to Send output for UART1.
			O	CTOUT_11 — SCT output 11. Match output 3 of timer 2.
			I/O	EXTBUS_D2 — External memory data line 2.
P1_10 [2]	R8	I; PU	I/O	GPIO1[3] — General purpose digital input/output pin.
			I	U1_RI — Ring Indicator input for UART1.
			O	CTOUT_14 — SCT output 14. Match output 2 of timer 3.
			I/O	EXTBUS_D3 — External memory data line 3.
P1_11 [2]	T9	I; PU	I/O	GPIO1[4] — General purpose digital input/output pin.
			I	U1_CTS — Clear to Send input for UART1.
			O	CTOUT_15 — SCT output 15. Match output 3 of timer 3.
			I/O	EXTBUS_D4 — External memory data line 4.
P1_12 [2]	R9	I; PU	I/O	GPIO1[5] — General purpose digital input/output pin.
			I	U1_DCD — Data Carrier Detect input for UART1.
			-	n.c.
			I/O	EXTBUS_D5 — External memory data line 5.
P1_13 [2]	R10	I; PU	I/O	GPIO1[6] — General purpose digital input/output pin.
			O	U1_TXD — Transmitter output for UART1.
			-	n.c.
			I/O	EXTBUS_D6 — External memory data line 6.
P1_14 [2]	R11	I; PU	I/O	GPIO1[7] — General purpose digital input/output pin.
			I	U1_RXD — Receiver input for UART1.
			-	n.c.
			I/O	EXTBUS_D7 — External memory data line 7.
P1_15 [2]	T12	I; PU	I/O	GPIO0[2] — General purpose digital input/output pin.
			O	U2_TXD — Transmitter output for UART2.
			-	n.c.
			I	ENET_RXD0 — Ethernet receive data 0 (RMII/MII interface).
P1_16 [2]	M7	I; PU	I/O	GPIO0[3] — General purpose digital input/output pin.
			I	U2_RXD — Receiver input for UART2.
			-	n.c.
			I	ENET_CRS (ENET_CRS_DV) — Ethernet Carrier Sense (MII interface) or Ethernet Carrier Sense/Data Valid (RMII interface).
P1_17 [2]	M8	I; PU	I/O	GPIO0[12] — General purpose digital input/output pin.
			I/O	U2_UCLK — Serial clock input/output for UART2 in synchronous mode.
			-	n.c.
			I/O	ENET_MDIO — Ethernet MIIM data input and output.

Table 3. Pin description ...continued

Symbol	LBGA256	Reset state [1]	Type	Description
P1_18 [2]	N12	I; PU	I/O	GPIO0[13] — General purpose digital input/output pin.
			I/O	U2_DIR — RS-485/EIA-485 output enable/direction control for UART2.
			-	n.c.
			O	ENET_TXD0 — Ethernet transmit data 0 (RMII/MII interface).
P1_19 [2]	M11	I; PU	I	ENET_TX_CLK (ENET_REF_CLK) — Ethernet Transmit Clock (MII interface) or Ethernet Reference Clock (RMII interface).
			I/O	SSP1_SCK — Serial clock for SSP1.
			-	n.c.
			-	n.c.
P1_20 [2]	M10	I; PU	I/O	GPIO0[15] — General purpose digital input/output pin.
			I/O	SSP1_SSEL — Slave Select for SSP1.
			-	n.c.
			O	ENET_TXD1 — Ethernet transmit data 1 (RMII/MII interface).
P2_0 [2]	T16	I; PU	-	n.c.
			O	U0_TXD — Transmitter output for USART0.
			I/O	EXTBUS_A13 — External memory address line 13.
			O	USB0_PWR_EN — VBUS drive signal (towards external charge pump or power management unit); indicates that Vbus must be driven (active high).
P2_1 [2]	N15	I; PU	-	n.c.
			I	U0_RXD — Receiver input for USART0.
			I/O	EXTBUS_A12 — External memory address line 12.
			O	USB0_PWR_FAULT — Port power fault signal indicating overcurrent condition; this signal monitors over-current on the USB bus (external circuitry required to detect over-current condition).
P2_2 [2]	M15	I; PU	-	n.c.
			I/O	U0_UCLK — Serial clock input/output for USART0 in synchronous mode.
			I/O	EXTBUS_A11 — External memory address line 11.
			O	USB0_IND1 — USB0 port indicator LED control output 1.
P2_3 [2]	J12	I; PU	-	n.c.
			I/O	I2C1_SDA — I ² C1 data input/output (this pin does not use a specialized I ² C pad).
			O	U3_TXD — Transmitter output for USART3.
			I	CTIN_1 — SCT input 1. Capture input 1 of timer 0. Capture input 1 of timer 2.
P2_4 [2]	K11	I; PU	-	n.c.
			I/O	I2C1_SCL — I ² C1 clock input/output (this pin does not use a specialized I ² C pad).
			I	U3_RXD — Receiver input for USART3.
			I	CTIN_0 — SCT input 0. Capture input 0 of timer 0, 1, 2, 3.

Table 3. Pin description ...continued

Symbol	LBGA256	Reset state [1]	Type	Description
P2_5 [3]	K14	I; PU	-	n.c.
			I	CTIN_2 — SCT input 2. Capture input 2 of timer 0.
			I	USB1_VBUS — Monitors the presence of USB1 bus power. Note: This signal must be HIGH for USB reset to occur.
			I	ADCTRIG1 — ADC trigger input 1.
P2_6 [2]	K16	I; PU	-	n.c.
			I/O	U0_DIR — RS-485/EIA-485 output enable/direction control for USART0.
			O	EXTBUS_A10 — External memory address line 10.
P2_7 [2]	H14	I; PU	I/O	GPIO0[7] — General purpose digital input/output pin.
			O	CTOUT_1 — SCT output 1. Match output 1 of timer 0.
			I/O	U3_UCLK — Serial clock input/output for USART3 in synchronous mode.
			I/O	EXTBUS_A9 — External memory address line 9. Boot control pin 3 (see Table 5). This pin must be HIGH on reset.
P2_8 [2]	J16	I; PU	-	n.c.
			O	CTOUT_0 — SCT output 0. Match output 0 of timer 0.
			I/O	U3_DIR — RS-485/EIA-485 output enable/direction control for USART3.
			I/O	EXTBUS_A8 — External memory address line 8. Boot control pin 2 (see Table 5).
P2_9 [2]	H16	I; PU	I/O	GPIO1[10] — General purpose digital input/output pin.
			O	CTOUT_3 — SCT output 3. Match output 3 of timer 0.
			I/O	U3_BAUD3 — <tbid>for USART3.
			I/O	EXTBUS_A0 — External memory address line 0.
P2_10 [2]	G16	I; PU	I/O	GPIO0[14] — General purpose digital input/output pin.
			O	CTOUT_2 — SCT output 2. Match output 2 of timer 0.
			O	U2_TXD — Transmitter output for USART2.
			I/O	EXTBUS_A1 — External memory address line 1.
P2_11 [2]	F16	I; PU	I/O	GPIO1[11] — General purpose digital input/output pin.
			O	CTOUT_5 — SCT output 5. Match output 1 of timer 1.
			I	U2_RXD — Receiver input for USART2.
			I/O	EXTBUS_A2 — External memory address line 2.
P2_12 [2]	E15	I; PU	I/O	GPIO1[12] — General purpose digital input/output pin.
			O	CTOUT_4 — SCT output 4. Match output 0 of timer 1.
			-	n.c.
			I/O	EXTBUS_A3 — External memory address line 3.
P2_13 [2]	C16	I; PU	I/O	GPIO1[13] — General purpose digital input/output pin.
			I	CTIN_4 — SCT input 4. Capture input 2 of timer 1.
			-	n.c.
			I/O	EXTBUS_A4 — External memory address line 4.

Table 3. Pin description ...continued

Symbol	LBGA256	Reset state [1]	Type	Description
P3_0 [2]	F13	I; PU	I/O	I2S_RX_SCK — Receive Clock. It is driven by the master and received by the slave. Corresponds to the signal SCK in the I ² S-bus specification.
			O	I2S_RX_MCLK — I2S receive master clock.
			I/O	I2S_TX_SCK — I ² S transmit clock. It is driven by the master and received by the slave. Corresponds to the signal SCK in the I ² S-bus specification.
			O	I2S_TX_MCLK — I2S transmit master clock.
P3_1 [2]	G11	I; PU	I/O	I2S_TX_WS — Transmit Word Select. It is driven by the master and received by the slave. Corresponds to the signal WS in the I ² S-bus specification.
			I/O	I2S_RX_WS — Receive Word Select. It is driven by the master and received by the slave. Corresponds to the signal WS in the I ² S-bus specification.
			I	CAN1_RD — CAN1 receiver input.
			O	USB1_IND1 — USB1 port indicator LED control output 1.
P3_2 [2]	F11	I; PU	I/O	I2S_TX_SDA — I ² S transmit data. It is driven by the transmitter and read by the receiver. Corresponds to the signal SD in the I ² S-bus specification.
			I/O	I2S_RX_SDA — I ² S Receive data. It is driven by the transmitter and read by the receiver. Corresponds to the signal SD in the I ² S-bus specification.
			O	CAN1_TD — CAN1 transmitter output.
			O	USB1_IND0 — USB1 port indicator LED control output 0.
P3_3 [2]	B14	I; PU	-	n.c.
			-	n.c.
			I/O	SSP0_SCK — Serial clock for SSP0.
			O	SPIFI_SCK — Serial clock for SPIFI.
P3_4 [2]	A15	I; PU	I/O	GPIO1[14] — General purpose digital input/output pin.
			-	n.c.
			-	n.c.
			I/O	SPIFI_SIO3 — I/O lane 3 for SPIFI.
P3_5 [2]	C12	I; PU	I/O	GPIO1[15] — General purpose digital input/output pin.
			-	n.c.
			-	n.c.
			I/O	SPIFI_SIO2 — I/O lane 2 for SPIFI.
P3_6 [2]	B13	I; PU	I/O	GPIO0[6] — General purpose digital input/output pin.
			-	n.c.
			I/O	SSP0_SSEL — Slave Select for SSP0.
			I/O	SPIFI_MISO — Input I1 in SPIFI quad mode; SPIFI output IO1.
P3_7 [2]	C11	I; PU	-	n.c.
			-	n.c.
			I/O	SSP0_MISO — Master In Slave Out for SSP0.
			I/O	SPIFI_MOSI — Input IO in SPIFI quad mode; SPIFI output IO0.

Table 3. Pin description ...continued

Symbol	LBGA256	Reset state [1]	Type	Description
P3_8 ^[2]	C10	I; PU	-	n.c.
			-	n.c.
			I/O	SSP0_MOSI — Master Out Slave in for SSP0.
			I/O	SPIFI_CS — SPIFI serial flash chip select.
P4_0 ^[2]	D5	I; PU	I/O	GPIO2[0] — General purpose digital input/output pin.
			O	MCOA0 — Motor control PWM channel 0, output A.
			I	NMI — External interrupt input to NMI.
			-	n.c.
P4_1 ^[2]	A1	I; PU	I/O	GPIO2[1] — General purpose digital input/output pin.
			O	CTOUT_1 — SCT output 1. Match output 1 of timer 0.
			O	LCDVD0 — LCD data.
			-	n.c.
P4_2 ^[2]	D3	I; PU	I/O	GPIO2[2] — General purpose digital input/output pin.
			O	CTOUT_0 — SCT output 0. Match output 0 of timer 0.
			O	LCDVD3 — LCD data.
			-	n.c.
P4_3 ^[2]	C2	I; PU	I/O	GPIO2[3] — General purpose digital input/output pin.
			O	CTOUT_3 — SCT output 0. Match output 3 of timer 0.
			O	LCDVD2 — LCD data.
			-	n.c.
P4_4 ^[2]	B1	I; PU	I/O	GPIO2[4] — General purpose digital input/output pin.
			O	CTOUT_2 — SCT output 2. Match output 2 of timer 0.
			O	LCDVD1 — LCD data.
			-	n.c.
P4_5 ^[2]	D2	I; PU	I/O	GPIO2[5] — General purpose digital input/output pin.
			O	CTOUT_5 — SCT output 5. Match output 1 of timer 1.
			O	LCDFP — Frame pulse (STN). Vertical synchronization pulse (TFT).
			-	n.c.
P4_6 ^[2]	C1	I; PU	I/O	GPIO2[6] — General purpose digital input/output pin.
			O	CTOUT_4 — SCT output 4. Match output 0 of timer 1.
			O	LCDENAB/LCDM — STN AC bias drive or TFT data enable input.
			-	n.c.
P4_7 ^[2]	H4	O;PU	O	LCDDCLK — LCD panel clock.
			I	GP_CLKIN — General purpose clock input to the CGU.
			-	n.c.
			-	n.c.

Table 3. Pin description ...continued

Symbol	LBGA256	Reset state [1]	Type	Description
P4_8 [2]	E2	I; PU	-	n.c.
			I	CTIN_5 — SCT input 5. Capture input 2 of timer 2.
			O	LCDVD9 — LCD data.
			-	n.c.
P4_9 [2]	L2	I; PU	-	n.c.
			I	CTIN_6 — SCT input 6. Capture input 1 of timer 3.
			O	LCDVD11 — LCD data.
			-	n.c.
P4_10 [2]	M3	I; PU	-	n.c.
			I	CTIN_2 — SCT input 2. Capture input 2 of timer 0.
			O	LCDVD10 — LCD data.
			-	n.c.
P5_0 [2]	N3	I; PU	I/O	GPIO2[9] — General purpose digital input/output pin.
			O	MCOB2 — Motor control PWM channel 2, output B.
			I/O	EXTBUS_D12 — External memory data line 12.
			-	n.c.
P5_1 [2]	P3	I; PU	I/O	GPIO2[10] — General purpose digital input/output pin.
			I	MC12 — Motor control PWM channel 2, input.
			I/O	EXTBUS_D13 — External memory data line 13.
			-	n.c.
P5_2 [2]	R4	I; PU	I/O	GPIO2[11] — General purpose digital input/output pin.
			I	MC11 — Motor control PWM channel 1, input.
			I/O	EXTBUS_D14 — External memory data line 14.
			-	n.c.
P5_3 [2]	T8	I; PU	I/O	GPIO2[12] — General purpose digital input/output pin.
			I	MC10 — Motor control PWM channel 0, input.
			I/O	EXTBUS_D15 — External memory data line 15.
			-	n.c.
P5_4 [2]	P9	I; PU	I/O	GPIO2[13] — General purpose digital input/output pin.
			O	MCOB0 — Motor control PWM channel 0, output B.
			I/O	EXTBUS_D8 — External memory data line 8.
			-	n.c.
P5_5 [2]	P10	I; PU	I/O	GPIO2[14] — General purpose digital input/output pin.
			O	MCOA1 — Motor control PWM channel 1, output A.
			I/O	EXTBUS_D9 — External memory data line 9.
			-	n.c.

Table 3. Pin description ...continued

Symbol	LBGA256	Reset state [1]	Type	Description
P5_6 [2]	T13	I; PU	I/O	GPIO2[15] — General purpose digital input/output pin.
			O	MCOB1 — Motor control PWM channel 1, output B.
			I/O	EXTBUS_D10 — External memory data line 10.
			-	n.c.
P5_7 [2]	R12	I; PU	I/O	GPIO2[7] — General purpose digital input/output pin.
			O	MCOA2 — Motor control PWM channel 2, output A.
			I/O	EXTBUS_D11 — External memory data line 11.
			-	n.c.
P6_0	M12	I; PU	I/O	I2S_RX_SCK — Receive Clock. It is driven by the master and received by the slave. Corresponds to the signal SCK in the <i>I²S-bus specification</i> .
			O	I2S_RX_MCLK — I2S receive master clock.
			-	n.c.
			-	n.c.
P6_1 [2]	R15	I; PU	I/O	GPIO3[0] — General purpose digital input/output pin.
			O	EXTBUS_DYCS1 — SDRAM chip select 1.
			I/O	U0_UCLK — Serial clock input/output for USART0 in synchronous mode.
			I/O	I2S_RX_WS — Receive Word Select. It is driven by the master and received by the slave. Corresponds to the signal WS in the <i>I²S-bus specification</i> .
P6_2 [2]	L13	I; PU	I/O	GPIO3[1] — General purpose digital input/output pin.
			O	EXTBUS_CKEOUT1 — SDRAM clock enable 1.
			I/O	U0_DIR — RS-485/EIA-485 output enable/direction control for USART0.
			I/O	I2S_RX_SDA — I ² S Receive data. It is driven by the transmitter and read by the receiver. Corresponds to the signal SD in the <i>I²S-bus specification</i> .
P6_3 [2]	P15	I; PU	I/O	GPIO3[2] — General purpose digital input/output pin.
			O	USB0_PWR_EN — VBUS drive signal (towards external charge pump or power management unit); indicates that Vbus must be driven (active high).
			-	n.c.
			O	EXTBUS_CS1 — LOW active Chip Select 1 signal.
P6_4 [2]	R16	I; PU	I/O	GPIO3[3] — General purpose digital input/output pin.
			I	CTIN_6 — SCT input 6. Capture input 1 of timer 3.
			O	U0_TXD — Transmitter output for USART0.
			O	EXTBUS_CAS — LOW active SDRAM Column Address Strobe.
P6_5 [2]	P16	I; PU	I/O	GPIO3[4] — General purpose digital input/output pin.
			O	CTOUT_6 — SCT output 6. Match output 2 of timer 1.
			I	U0_RXD — Receiver input for USART0.
			O	EXTBUS_RAS — LOW active SDRAM Row Address Strobe.

Table 3. Pin description ...continued

Symbol	LPGA256	Reset state [1]	Type	Description
P6_6[2]	L14	I; PU	I/O	GPIO0[5] — General purpose digital input/output pin.
			O	EXTBUS_BLS1 — LOW active Byte Lane select signal 1.
			-	n.c.
			O	USB0_PWR_FAULT — Port power fault signal indicating overcurrent condition; this signal monitors over-current on the USB bus (external circuitry required to detect over-current condition).
P6_7[2]	J13	I; PU	-	n.c.
			I/O	EXTBUS_A15 — External memory address line 15.
			O	USB0_IND1 — USB0 port indicator LED control output 1.
P6_8[2]	H13	I; PU	-	n.c.
			I/O	EXTBUS_A14 — External memory address line 14.
			O	USB0_IND0 — USB0 port indicator LED control output 0.
P6_9[2]	J15	I; PU	I/O	GPIO3[5] — General purpose digital input/output pin.
			-	n.c.
			O	EXTBUS_DYCS0 — SDRAM chip select 0.
P6_10[2]	H15	I; PU	I/O	GPIO3[6] — General purpose digital input/output pin.
			O	MCABORT — Motor control PWM, LOW-active fast abort.
			O	EXTBUS_DQMOUT1 — Data mask 1 used with SDRAM and static devices.
P6_11[2]	H12	I; PU	I/O	GPIO3[7] — General purpose digital input/output pin.
			-	n.c.
			O	EXTBUS_CKEOUT0 — SDRAM clock enable 0.
P6_12[2]	G15	I; PU	I/O	GPIO2[8] — General purpose digital input/output pin.
			O	CTOUT_7 — SCT output 7. Match output 3 of timer 1.
			O	EXTBUS_DQMOUT0 — Data mask 0 used with SDRAM and static devices.
P7_0[2]	B16	I; PU	I/O	GPIO3[8] — General purpose digital input/output pin.
			O	CTOUT_14 — SCT output 14. Match output 2 of timer 3.
			O	LCDLE — Line end signal.
P7_1[2]	C14	I; PU	I/O	GPIO3[9] — General purpose digital input/output pin.
			O	CTOUT_15 — SCT output 15. Match output 3 of timer 3.
			I/O	I2S_TX_WS — Transmit Word Select. It is driven by the master and received by the slave. Corresponds to the signal WS in the <i>I²S-bus specification</i> .
			O	LCDVD19 — LCD data.

Table 3. Pin description ...continued

Symbol	LBGA256	Reset state [1]	Type	Description
P7_2 [2]	A16	I; PU	I/O	GPIO3[10] — General purpose digital input/output pin.
			I	CTIN_4 — SCT input 4. Capture input 2 of timer 1.
			I/O	I2S_TX_SDA — I ² S transmit data. It is driven by the transmitter and read by the receiver. Corresponds to the signal SD in the <i>I²S-bus specification</i> .
			O	LCDVD18 — LCD data.
P7_3 [2]	C13	I; PU	I/O	GPIO3[11] — General purpose digital input/output pin.
			I	CTIN_3 — SCT input 3. Capture input 1 of timer 1.
			-	n.c.
			O	LCDVD17 — LCD data.
P7_4 [2]	C8	I; PU	I/O	GPIO3[12] — General purpose digital input/output pin.
			O	CTOUT_13 — SCT output 13. Match output 1 of timer 3.
			-	n.c.
			O	LCDVD16 — LCD data.
P7_5 [2]	A7	I; PU	I/O	GPIO3[13] — General purpose digital input/output pin.
			O	CTOUT_12 — SCT output 12. Match output 0 of timer 3.
			-	n.c.
			O	LCDVD8 — LCD data.
P7_6 [2]	C7	I; PU	I/O	GPIO3[14] — General purpose digital input/output pin.
			O	CTOUT_11 — SCT output 1. Match output 3 of timer 2.
			-	n.c.
			O	LCDLP — Line synchronization pulse (STN). Horizontal synchronization pulse (TFT).
P7_7 [2]	B6	I; PU	I/O	GPIO3[15] — General purpose digital input/output pin.
			O	CTOUT_8 — SCT output 8. Match output 0 of timer 2.
			-	n.c.
			O	LCDPWR — LCD panel power enable.
P8_0 [2]	E5	I; PU	I/O	GPIO4[0] — General purpose digital input/output pin.
			O	USB0_PWR_FAULT — Port power fault signal indicating overcurrent condition; this signal monitors over-current on the USB bus (external circuitry required to detect over-current condition).
			-	n.c.
			I	MC12 — Motor control PWM channel 2, input.
P8_1 [2]	H5	I; PU	I/O	GPIO4[1] — General purpose digital input/output pin.
			O	USB0_IND1 — USB0 port indicator LED control output 1.
			-	n.c.
			I	MC11 — Motor control PWM channel 1, input.
P8_2 [2]	K4	I; PU	I/O	GPIO4[2] — General purpose digital input/output pin.
			O	USB0_IND0 — USB0 port indicator LED control output 0.
			-	n.c.
			I	MC10 — Motor control PWM channel 0, input.

Table 3. Pin description ...continued

Symbol	LBGA256	Reset state [1]	Type	Description
P8_3 ^[2]	J3	I; PU	I/O	GPIO4[3] — General purpose digital input/output pin.
			I/O	USB1_ULPI_D2 — ULPI link bidirectional data line 2.
			-	n.c.
			O	LCDVD12 — LCD data.
P8_4 ^[2]	J2	I; PU	I/O	GPIO4[4] — General purpose digital input/output pin.
			I/O	USB1_ULPI_D1 — ULPI link bidirectional data line 1.
			-	n.c.
			O	LCDVD7 — LCD data.
P8_5 ^[2]	J1	I; PU	I/O	GPIO4[5] — General purpose digital input/output pin.
			I/O	USB1_ULPI_D0 — ULPI link bidirectional data line 0.
			-	n.c.
			O	LCDVD6 — LCD data.
P8_6 ^[2]	K3	I; PU	I/O	GPIO4[6] — General purpose digital input/output pin.
			I	USB1_ULPI_NXT — ULPI link NXT signal. Data flow control signal from the PHY.
			-	n.c.
			O	LCDVD5 — LCD data.
P8_7 ^[2]	K1	I; PU	I/O	GPIO4[7] — General purpose digital input/output pin.
			O	USB1_ULPI_STP — ULPI link STP signal. Asserted to end or interrupt transfers to the PHY.
			-	n.c.
			O	LCDVD4 — LCD data.
P8_8 ^[2]	L1	I; PU	-	n.c.
			I	USB1_ULPI_CLK — ULPI link CLK signal. 60 MHz clock generated by the PHY.
			-	n.c.
			-	n.c.
P9_0 ^[2]	T1	I; PU	I/O	GPIO4[12] — General purpose digital input/output pin.
			O	MCABORT — Motor control PWM, LOW-active fast abort.
			-	n.c.
			-	n.c.
P9_1 ^[2]	N6	I; PU	I/O	GPIO4[13] — General purpose digital input/output pin.
			O	MCOA2 — Motor control PWM channel 2, output A.
			-	n.c.
			-	n.c.
P9_2 ^[2]	N8	I; PU	I/O	GPIO4[14] — General purpose digital input/output pin.
			O	MCOB2 — Motor control PWM channel 2, output B.
			-	n.c.
			-	n.c.

Table 3. Pin description ...continued

Symbol	LBGA256	Reset state [1]	Type	Description
P9_3 [2]	M6	I; PU	I/O	GPIO4[15] — General purpose digital input/output pin.
			O	MCOA0 — Motor control PWM channel 0, output A.
			O	USB1_IND1 — USB1 Port indicator LED control output 1.
			-	n.c.
P9_4 [2]	N10	I; PU	-	n.c.
			O	MCOB0 — Motor control PWM channel 0, output B.
			O	USB1_IND0 — USB1 Port indicator LED control output 0.
			-	n.c.
P9_5 [2]	M9	I; PU	-	n.c.
			O	MCOA1 — Motor control PWM channel 1, output A.
			O	USB1_VBUS_EN — USB1 VBUS power enable.
			-	n.c.
P9_6 [2]	L11	I; PU	I/O	GPIO4[11] — General purpose digital input/output pin.
			O	MCOB1 — Motor control PWM channel 1, output B.
			O	USB1_PWR_FAULT — USB1 Port power fault signal indicating over-current condition; this signal monitors over-current on the USB1 bus (external circuitry required to detect over-current condition).
			-	n.c.
PA_0 [2]	L12	I; PU	-	n.c.
			-	n.c.
			-	n.c.
			-	n.c.
PA_1 [2]	J14	I; PU	I/O	GPIO4[8] — General purpose digital input/output pin.
			I	QEI_IDX — Quadrature Encoder Interface INDEX input.
			-	n.c.
			-	n.c.
PA_2 [2]	K15	I; PU	I/O	GPIO4[9] — General purpose digital input/output pin.
			I	QEI_PHB — Quadrature Encoder Interface PHB input.
			-	n.c.
			-	n.c.
PA_3 [2]	H11	I; PU	I/O	GPIO4[10] — General purpose digital input/output pin.
			I	QEI_PHA — Quadrature Encoder Interface PHA input.
			-	n.c.
			-	n.c.
PA_4 [2]	G13	I; PU	-	n.c.
			O	CTOUT_9 — SCT output 9. Match output 1 of timer 2.
			-	n.c.
			I/O	EXTBUS_A23 — External memory address line 23.

Table 3. Pin description ...continued

Symbol	LBGA256	Reset state [1]	Type	Description
PB_0 [2]	B15	I; PU	-	n.c.
			O	CTOUT_10 — SCT output 10. Match output 2 of timer 2.
			O	LCDVD23 — LCD data.
			-	n.c.
PB_1 [2]	A14	I; PU	-	n.c.
			I	USB1_ULPI_DIR — ULPI link DIR signal. Controls the ULP data line direction.
			O	LCDVD22 — LCD data.
			-	n.c.
PB_2 [2]	B12	I; PU	-	n.c.
			I/O	USB1_ULPI_D7 — ULPI link bidirectional data line 7.
			O	LCDVD21 — LCD data.
			-	n.c.
PB_3 [2]	A13	I; PU	-	n.c.
			I/O	USB1_ULPI_D6 — ULPI link bidirectional data line 6.
			O	LCDVD20 — LCD data.
			-	n.c.
PB_4 [2]	B11	I; PU	-	n.c.
			I/O	USB1_ULPI_D5 — ULPI link bidirectional data line 5.
			O	LCDVD15 — LCD data.
			-	n.c.
PB_5 [2]	A12	I; PU	-	n.c.
			I/O	USB1_ULPI_D4 — ULPI link bidirectional data line 4.
			O	LCDVD14 — LCD data.
			-	n.c.
PB_6 [2]	A6	I; PU	-	n.c.
			I/O	USB1_ULPI_D3 — ULPI link bidirectional data line 3.
			O	LCDVD13 — LCD data.
			-	n.c.
PC_0 [2]	D4	I; PU	I/O	ENET_RX_CLK — Ethernet Receive Clock (MII interface).
			I	USB1_ULPI_CLK — ULPI link CLK signal. 60 MHz clock generated by the PHY.
			-	n.c.
			I/O	SDIO_CLK — SD/MMC card clock.
			-	n.c.
PC_1 [2]	E4	I; PU	I/O	USB1_ULPI_D7 — ULPI link bidirectional data line 7.
			O	SDIO_VOLT0 — SD/MMC bus voltage select output 0.
			I	U1_RI — Ring Indicator input for UART 1.
			O	ENET_MDC — Ethernet MIIM clock.
			-	n.c.

Table 3. Pin description ...continued

Symbol	LPGA256	Reset state [1]	Type	Description
PC_2 [2]	F6	I; PU	I/O	USB1_ULPI_D6 — ULPI link bidirectional data line 6.
			O	SDIO_RST — SD/MMC reset signal for MMC4.4 card.
			I	U1_CTS — Clear to Send input for UART 1.
			O	ENET_TXD2 — Ethernet transmit data 2 (MII interface).
PC_3 [2]	F5	I; PU	I/O	USB1_ULPI_D5 — ULPI link bidirectional data line 5.
			O	SDIO_VOLT1 — SD/MMC bus voltage select output 1.
			O	U1_RTS — Request to Send output for UART 1. Can also be configured to be an RS-485/EIA-485 output enable signal for UART 1.
			O	ENET_TXD3 — Ethernet transmit data 3 (MII interface).
PC_4 [2]	F4	I; PU	I/O	SDIO_D0 — SD/MMC data bus line 0.
			I/O	USB1_ULPI_D4 — ULPI link bidirectional data line 4.
			-	n.c.
			O	ENET_TX_EN — Ethernet transmit data enable (RMII/MII interface).
PC_5 [2]	G4	I; PU	I/O	SDIO_D1 — SD/MMC data bus line 1.
			I/O	USB1_ULPI_D3 — ULPI link bidirectional data line 3.
			-	n.c.
			O	ENET_TX_ER — Ethernet Transmit Error (MII interface).
PC_6 [2]	H6	I; PU	I/O	SDIO_D2 — SD/MMC data bus line 2.
			I/O	USB1_ULPI_D2 — ULPI link bidirectional data line 2.
			-	n.c.
			I	ENET_RXD2 — Ethernet receive data 2 (MII interface).
PC_7 [2]	G5	I; PU	I/O	SDIO_D3 — SD/MMC data bus line 3.
			I/O	USB1_ULPI_D1 — ULPI link bidirectional data line 1.
			-	n.c.
			I	ENET_RXD3 — Ethernet receive data 3 (MII interface).
PC_8 [2]	N4	I; PU	I	SDIO_CD — SD/MMC card detect input.
			I/O	USB1_ULPI_D0 — ULPI link bidirectional data line 0.
			-	n.c.
			I	ENET_RX_DV — Ethernet Receive Data Valid (MII interface).
PC_9 [2]	K2	I; PU	O	SDIO_POW — <td>.
			I	USB1_ULPI_NXT — ULPI link NXT signal. Data flow control signal from the PHY.
			-	n.c.
			I	ENET_RX_ER — Ethernet receive error (MII interface).
PC_10 [2]	M5	I; PU	I/O	SDIO_CMD — SD/MMC command signal.
			O	USB1_ULPI_STP — ULPI link STP signal. Asserted to end or interrupt transfers to the PHY.
			I	U1_DSR — Data Set Ready input for UART 1.
			-	n.c.

Table 3. Pin description ...continued

Symbol	LPGA256	Reset state [1]	Type	Description
PC_11 [2]	L5	I; PU	I/O	SDIO_D4 — SD/MMC data bus line 4.
			I	USB1_ULPI_DIR — ULPI link DIR signal. Controls the ULP data line direction.
			I	U1_DCD — Data Carrier Detect input for UART 1.
			-	n.c.
PC_12 [2]	L6	I; PU	I/O	SDIO_D5 — SD/MMC data bus line 5.
			-	n.c.
			O	U1_DTR — Data Terminal Ready output for UART 1. Can also be configured to be an RS-485/EIA-485 output enable signal for UART 1.
			-	n.c.
PC_13 [2]	M1	I; PU	I/O	SDIO_D6 — SD/MMC data bus line 6.
			-	n.c.
			O	U1_TXD — Transmitter output for UART 1.
			-	n.c.
PC_14 [2]	N1	I; PU	I/O	SDIO_D7 — SD/MMC data bus line 7.
			-	n.c.
			I	U1_RXD — Receiver input for UART 1.
			-	n.c.
PD_0 [2]	N2	I; PU	-	n.c.
			O	CTOUT_15 — SCT output 15. Match output 3 of timer 3.
			O	EXTBUS_DQMOUT2 — Data mask 2 used with SDRAM and static devices.
			-	n.c.
PD_1 [2]	P1	I; PU	-	n.c.
			-	n.c.
			O	EXTBUS_CKEOUT2 — SDRAM clock enable 2.
			-	n.c.
PD_2 [2]	R1	I; PU	-	n.c.
			O	CTOUT_7 — SCT output 7. Match output 3 of timer 1.
			I/O	EXTBUS_D16 — External memory data line 16.
			-	n.c.
PD_3 [2]	P4	I; PU	-	n.c.
			O	CTOUT_6 — SCT output 7. Match output 2 of timer 1.
			I/O	EXTBUS_D17 — External memory data line 17.
			-	n.c.
PD_4 [2]	T2	I; PU	-	n.c.
			O	CTOUT_8 — SCT output 8. Match output 0 of timer 2.
			I/O	EXTBUS_D18 — External memory data line 18.
			-	n.c.

Table 3. Pin description ...continued

Symbol	LPGA256	Reset state [1]	Type	Description
PD_5 [2]	P6	I; PU	-	n.c.
			O	CTOUT_9 — SCT output 9. Match output 1 of timer 2.
			I/O	EXTBUS_D19 — External memory data line 19.
			-	n.c.
PD_6 [2]	R6	I; PU	-	n.c.
			O	CTOUT_10 — SCT output 10. Match output 2 of timer 2.
			I/O	EXTBUS_D20 — External memory data line 20.
			-	n.c.
PD_7 [2]	T6	I; PU	-	n.c.
			I	CTIN_5 — SCT input 5. Capture input 2 of timer 2.
			I/O	EXTBUS_D21 — External memory data line 21.
			-	n.c.
PD_8 [2]	P8	I; PU	-	n.c.
			I	CTIN_6 — SCT input 6. Capture input 1 of timer 3.
			I/O	EXTBUS_D22 — External memory data line 22.
			-	n.c.
PD_9 [2]	T11	I; PU	-	n.c.
			O	CTOUT_13 — SCT output 13. Match output 1 of timer 3.
			I/O	EXTBUS_D23 — External memory data line 23.
			-	n.c.
PD_10 [2]	P11	I; PU	-	n.c.
			I	CTIN_1 — SCT input 1. Capture input 1 of timer 0. Capture input 1 of timer 2.
			O	EXTBUS_BLS3 — LOW active Byte Lane select signal 3.
			-	n.c.
PD_11 [2]	N9	I; PU	-	n.c.
			-	n.c.
			O	EXTBUS_CS3 — LOW active Chip Select 3 signal.
			-	n.c.
PD_12 [2]	N11	I; PU	-	n.c.
			-	n.c.
			O	EXTBUS_CS2 — LOW active Chip Select 2 signal.
			-	n.c.
PD_13 [2]	T14	I; PU	-	n.c.
			I	CTIN_0 — SCT input 0. Capture input 0 of timer 0, 1, 2, 3.
			O	EXTBUS_BLS2 — LOW active Byte Lane select signal 2.
			-	n.c.

Table 3. Pin description ...continued

Symbol	LBGA256	Reset state [1]	Type	Description
PD_14 [2]	R13	I; PU	-	n.c.
			-	n.c.
			O	EXTBUS_DYCS2 — SDRAM chip select 2.
			-	n.c.
PD_15 [2]	T15	I; PU	-	n.c.
			-	n.c.
			I/O	EXTBUS_A17 — External memory address line 17.
			-	n.c.
PD_16 [2]	R14	I; PU	-	n.c.
			-	n.c.
			I/O	EXTBUS_A16 — External memory address line 16.
			-	n.c.
PE_0 [2]	P14	I; PU	-	n.c.
			-	n.c.
			-	n.c.
			I/O	EXTBUS_A18 — External memory address line 18.
PE_1 [2]	N14	I; PU	-	n.c.
			-	n.c.
			-	n.c.
			I/O	EXTBUS_A19 — External memory address line 19.
PE_2 [2]	M14	I; PU	I	ADCTRIG0 — ADC trigger input 0.
			I	CAN1_RD — CAN1 receiver input.
			-	n.c.
			I/O	EXTBUS_A20 — External memory address line 20.
PE_3 [2]	K12	I; PU	-	n.c.
			O	CAN1_TD — CAN1 transmitter output.
			I	ADCTRIG1 — ADC trigger input 1.
			I/O	EXTBUS_A21 — External memory address line 21.
PE_4 [2]	K13	I; PU	-	n.c.
			I	NMI — External interrupt input to NMI.
			-	n.c.
			I/O	EXTBUS_A22 — External memory address line 22.
PE_5 [2]	N16	I; PU	-	n.c.
			O	CTOUT_3 — SCT output 3. Match output 3 of timer 0.
			O	U1_RTS — Request to Send output for UART 1. Can also be configured to be an RS-485/EIA-485 output enable signal for UART 1.
			I/O	EXTBUS_D24 — External memory data line 24.

Table 3. Pin description ...continued

Symbol	LBGA256	Reset state [1]	Type	Description
PE_6 [2]	M16	I; PU	-	n.c.
			O	CTOUT_2 — SCT output 2. Match output 2 of timer 0.
			I	U1_RI — Ring Indicator input for UART 1.
			I/O	EXTBUS_D25 — External memory data line 25.
PE_7 [2]	F15	I; PU	-	n.c.
			O	CTOUT_5 — SCT output 5. Match output 1 of timer 1.
			I	U1_CTS — Clear to Send input for UART1.
			I/O	EXTBUS_D26 — External memory data line 26.
PE_8 [2]	F14	I; PU	-	n.c.
			O	CTOUT_4 — SCT output 4. Match output 0 of timer 0.
			I	U1_DSR — Data Set Ready input for UART 1.
			I/O	EXTBUS_D27 — External memory data line 27.
PE_9 [2]	E16	I; PU	-	n.c.
			I	CTIN_4 — SCT input 4. Capture input 2 of timer 1.
			I	U1_DCD — Data Carrier Detect input for UART 1.
			I/O	EXTBUS_D28 — External memory data line 28.
PE_10 [2]	E14	I; PU	-	n.c.
			I	CTIN_3 — SCT input 3. Capture input 1 of timer 1.
			O	U1_DTR — Data Terminal Ready output for UART 1. Can also be configured to be an RS-485/EIA-485 output enable signal for UART 1.
			I/O	EXTBUS_D29 — External memory data line 29.
PE_11 [2]	D16	I; PU	-	n.c.
			O	CTOUT_12 — SCT output 12. Match output 0 of timer 3.
			O	U1_TXD — Transmitter output for UART 1.
			I/O	EXTBUS_D30 — External memory data line 30.
PE_12 [2]	D15	I; PU	-	n.c.
			O	CTOUT_11 — SCT output 11. Match output 3 of timer 2.
			I	U1_RXD — Receiver input for UART 1.
			I/O	EXTBUS_D31 — External memory data line 31.
PE_13 [2]	G14	I; PU	-	n.c.
			O	CTOUT_14 — SCT output 14. Match output 2 of timer 3.
			I/O	I2C1_SDA — I ² C1 data input/output (this pin does not use a specialized I ² C pad).
			O	EXTBUS_DQMOUT3 — Data mask 3 used with SDRAM and static devices.
PE_14 [2]	C15	I; PU	-	n.c.
			-	n.c.
			-	n.c.
			O	EXTBUS_DYCS3 — SDRAM chip select 3.

Table 3. Pin description ...continued

Symbol	LPGA256	Reset state [1]	Type	Description
PE_15 [2]	E13	I; PU	-	n.c.
			O	CTOUT_0 — SCT output 0. Match output 0 of timer 0.
			I/O	I2C1_SCL — I ² C1 clock input/output (this pin does not use a specialized I ² C pad).
			O	EXTBUS_CKEOUT3 — SDRAM clock enable 3.
PF_0 [2]	D12	I;IA	I/O	SSP0_SCK — Serial clock for SSP0.
			-	n.c.
			-	n.c.
			-	n.c.
PF_1 [2]	E11	I; PU	-	n.c.
			-	n.c.
			I/O	SSP0_SSEL — Slave Select for SSP0.
			-	n.c.
PF_2 [2]	D11	I; PU	-	n.c.
			O	U3_TXD — Transmitter output for USART3.
			I/O	SSP0_MISO — Master In Slave Out for SSP0.
			-	n.c.
PF_3 [2]	E10	I; PU	-	n.c.
			I	U3_RXD — Receiver input for USART3.
			I/O	SSP0_MOSI — Master Out Slave in for SSP0.
			-	n.c.
PF_4 [2]	D10	I;IA	I/O	SSP1_SCK — Serial clock for SSP1.
			I	GP_CLKIN — General purpose clock input to the CGU.
			O	TRACECLK — Trace clock.
			-	n.c.
PF_5 [2]	E9	I; PU	-	n.c.
			I/O	U3_UCLK — Serial clock input/output for USART3 in synchronous mode.
			I/O	SSP1_SSEL — Slave Select for SSP1.
			O	TRACEDATA[0] — Trace data, bit 0.
PF_6 [2]	E7	I; PU	-	n.c.
			I/O	U3_DIR — RS-485/EIA-485 output enable/direction control for USART3.
			I/O	SSP1_MISO — Master In Slave Out for SSP1.
			O	TRACEDATA[1] — Trace data, bit 1.
PF_7 [2]	B7	I; PU	-	n.c.
			I/O	U3_BAUD — <tbid> for USART3.
			I/O	SSP1_MOSI — Master Out Slave in for SSP1.
			O	TRACEDATA[2] — Trace data, bit 2.

Table 3. Pin description ...continued

Symbol	LBGA256	Reset state [1]	Type	Description
PF_8 [2]	E6	I; PU	-	n.c.
			I/O	U0_UCLK — Serial clock input/output for USART0 in synchronous mode.
			I	CTIN_2 — SCT input 2. Capture input 2 of timer 0.
			O	TRACEDATA[3] — Trace data, bit 3.
PF_9 [2]	D6	I; PU	-	n.c.
			I/O	U0_DIR — RS-485/EIA-485 output enable/direction control for USART0.
			O	CTOUT_1 — SCT output 1. Match output 1 of timer 0.
PF_10 [2]	A3	I; PU	-	n.c.
			O	U0_TXD — Transmitter output for USART0.
			I	SDIO_WP — SD/MMC card write protect input.
			-	n.c.
PF_11 [2]	A2	I; PU	-	n.c.
			I	U0_RXD — Receiver input for USART0.
			O	SDIO_VOLT2 — SD/MMC bus voltage select output 2.
			-	n.c.
Clock pins				
CLK0 [4]	N5	O; PU	O	EXTBUS_CLK0 — SDRAM clock 0.
			O	CLKOUT — Clock output pin.
			-	n.c.
			-	n.c.
CLK1 [2]	T10	O; PU	O	EXTBUS_CLK1 — SDRAM clock 1.
			O	CLKOUT — Clock output pin.
			-	n.c.
			-	n.c.
CLK2 [2]	D14	O; PU	O	EXTBUS_CLK3 — SDRAM clock 3.
			O	CLKOUT — Clock output pin.
			-	n.c.
			-	n.c.
CLK3 [2]	P12	O; PU	O	EXTBUS_CLK2 — SDRAM clock 2.
			O	CLKOUT — Clock output pin.
			-	n.c.
			-	n.c.
Debug pins				
DBGEN [2]	L4	I; PD	I	JTAG interface control signal. Also used for boundary scan.
TCK/SWDCLK [2]	J5	I; F	I	Test Clock for JTAG interface (default) or Serial Wire (SW) clock.
TRST [2]	M4	I; PU	I	Test Reset for JTAG interface.
TMS/SWDIO [2]	K6	I; PU	I	Test Mode Select for JTAG interface (default) or SW debug data input/output.
TDO/SWO [2]	K5	O; PU	O	Test Data Out for JTAG interface (default) or SW trace output.

Table 3. Pin description ...continued

Symbol	LPGA256	Reset state [1]	Type	Description
TDI ^[2]	J4	I; PU	I	Test Data In for JTAG interface.
I²C-bus pins				
I2C0_SCL ^[8]	L15	I; F	I/O	I ² C clock input/output. Open-drain output (for I ² C-bus compliance).
I2C0_SDA ^[8]	L16	I; F	I/O	I ² C data input/output. Open-drain output (for I ² C-bus compliance).
USB0 pins				
USB0_DP ^[5]	F2	-	I/O	USB0 bidirectional D+ line.
USB0_DM ^[5]	G2	-	I/O	USB0 bidirectional D- line.
USB0_VBUS ^[5]	F1	-	I/O	VBUS pin (power on USB cable).
USB0_ID ^[6]	H2	-	I	Indicates to the transceiver whether connected a A-device (ID LOW) or B-device (ID HIGH).
USB0_RREF ^[6]	H1	-	-	USB connection for external reference resistor (12.0 kΩ ± 1 %) to analog ground supply.
USB1 pins				
USB1_DP ^[7]	F12	-	I/O	USB1 bidirectional D+ line.
USB1_DM ^[7]	G12	-	I/O	USB1 bidirectional D- line.
Reset and wake-up pins				
RESET ^[9]	D9	I; IA	I	External reset input: A LOW on this pin resets the device, causing I/O ports and peripherals to take on their default states, and processor execution to begin at address 0.
WAKEUP0	A9	I; IA	I	External wake-up input; can raise an interrupt and can cause wake-up from any of the low power modes.
WAKEUP1	A10	I; IA	I	External wake-up input; can raise an interrupt and can cause wake-up from any of the low power modes.
WAKEUP2	C9	I; IA	I	External wake-up input; can raise an interrupt and can cause wake-up from any of the low power modes.
WAKEUP3	D8	I; IA	I	External wake-up input; can raise an interrupt and can cause wake-up from any of the low power modes.
ADC pins				
ADC0 ^[6]	E3	I; IA	-	ADC0/1 input channel 0. Shared between ADC0, ADC1, and DAC.
ADC1 ^[6]	C3	I; IA	-	ADC0/1 input channel 1.
ADC2 ^[6]	A4	I; IA	-	ADC0/1 input channel 2.
ADC3 ^[6]	B5	I; IA	-	ADC0/1 input channel 3.
ADC4 ^[6]	C6	I; IA	-	ADC0/1 input channel 4.
ADC5 ^[6]	B3	I; IA	-	ADC0/1 input channel 5.
ADC6 ^[6]	A5	I; IA	-	ADC0/1 input channel 6.
ADC7 ^[6]	C5	I; IA	-	ADC0/1 input channel 7.
RTC				
RTC_ALARM	A11	-	-	RTC controlled output.
RTCX1	A8	-	-	Input to the RTC 32 kHz ultra-low power oscillator circuit.
RTCX2	B8	-	-	Output from the RTC 32 kHz ultra-low power oscillator circuit.

Table 3. Pin description ...continued

Symbol	LPGA256	Reset state	Type	Description
Crystal oscillator pins				
XTAL1 ^[6]	D1	-	I	Input to the oscillator circuit and internal clock generator circuits.
XTAL2 ^[6]	E1	-	O	Output from the oscillator amplifier.
Power and ground pins				
USB0_VDDA3V3_DRIVER	F3	-	-	Separate analog 3.3 V power supply for driver.
USB0_VDDA3V3	G3	-	-	USB 3.3 V separate power supply voltage
USB0_VSSA_TERM	H3	-	-	Dedicated analog ground for clean reference for termination resistors.
USB0_VSSA_REF	G1	-	-	Dedicated clean analog ground for generation of reference currents and voltages.
VDDA	B4	-	-	Analog power supply.
VBAT	B10	-	-	RTC power supply: 3.3 V on this pin supplies power to the RTC.
VDDREG	F10; F9; L8; L7;	-	-	Main regulator power supply
VPP	E8	-	-	OTP programming voltage
VDDIO	F7; J7; N7; L10; E12; N13; L9; H10; G10; D7; J6; F8; K7	-	-	I/O power supply
VSSA	B2	-	-	Ground
VSS	H7; K8; G9; J11; J10	-	-	Ground

Table 3. Pin description ...continued

Symbol	LBGA256	Reset state	Type	Description
VSSIO	G6; J8; J9; K9; K10; P7; M13; P13; D13; G8; H8; G7; C4; H9	-	-	Ground
Pins not connected				
-	B9	-	-	n.c.

- [1] I = input; O = output; IA = inactive; PU = pull-up enabled; PD = pull-down enabled; F = floating.
- [2] Digital I/O pin. Not 5 V tolerant.
- [3] Digital I/O pin. 5 V tolerant.
- [4] Digital high-speed I/O pin.
- [5] 5 V tolerant analog I/O pin.
- [6] 3.3 V tolerant analog I/O pin.
- [7] 5 V tolerant USB I/O pin.
- [8] I²C-bus 5 V tolerant open-drain pin.
- [9] Reset input pin; <td>.

7. Functional description

7.1 Architectural overview

The ARM Cortex-M3 includes three AHB-Lite buses: the system bus, the I-code bus, and the D-code bus. The I-code and D-code core buses allow for concurrent code and data accesses from different slave ports.

The LPC1850/30/20/10 use a multi-layer AHB matrix to connect the ARM Cortex-M3 buses and other bus masters to peripherals in a flexible manner that optimizes performance by allowing peripherals that are on different slaves ports of the matrix to be accessed simultaneously by different bus masters.


7.2 ARM Cortex-M3 processor

The ARM Cortex-M3 is a general purpose, 32-bit microprocessor, which offers high performance and very low power consumption. The ARM Cortex-M3 offers many new features, including a Thumb-2 instruction set, low interrupt latency, hardware divide, interruptable/continuable multiple load and store instructions, automatic state save and restore for interrupts, tightly integrated interrupt controller with wake-up interrupt controller, and multiple core buses capable of simultaneous accesses.

Pipeline techniques are employed so that all parts of the processing and memory systems can operate continuously. Typically, while one instruction is being executed, its successor is being decoded, and a third instruction is being fetched from memory.

The ARM Cortex-M3 processor is described in detail in the Cortex-M3 Technical Reference Manual.

7.3 AHB multilayer matrix



7.4 Nested Vectored Interrupt Controller (NVIC)

The NVIC is an integral part of the Cortex-M3. The tight coupling to the CPU allows for low interrupt latency and efficient processing of late arriving interrupts.

7.4.1 Features

- Controls system exceptions and peripheral interrupts.
- In the LPC1850/30/20/10, the NVIC supports 32 vectored interrupts.
- 32 programmable interrupt priority levels, with hardware priority level masking.
- Relocatable vector table.
- Non-Maskable Interrupt (NMI).
- Software interrupt generation.

7.4.2 Interrupt sources

Each peripheral device has one interrupt line connected to the NVIC but may have several interrupt flags. Individual interrupt flags may also represent more than one interrupt source.

7.5 Event router

The event router combines various internal signals, interrupts, and the external interrupt pins (WAKEUP[3:0]) to create an interrupt in the NVIC if enabled and to create a wake-up signal to the ARM core and the CCU for waking up from Sleep, Deep-sleep, Power-down, and Deep power-down modes. Individual events can be configured as edge or level sensitive and can be enabled or disabled in the event router. The event router can be battery powered.

The following events if enabled in the event router can create a wake-up signal and/or an interrupt:

- External pins WAKEUP0/1/2/3 and $\overline{\text{RESET}}$
- Alarm timer, RTC, WWDT, BOD interrupts
- C_CAN and QEI interrupts
- Ethernet, USB0, USB1 signals
- Selected outputs of combined timers (SCT and timer0/1/3)

7.6 System Tick timer (SysTick)

The ARM Cortex-M3 includes a system tick timer (SYSTICK) that is intended to generate a dedicated SYSTICK exception at a 10 ms interval.

7.7 On-chip static RAM

The LPC1850/30/20/10 support up to 200 kB SRAM with separate bus master access for higher throughput and individual power control for low power operation.

7.8 Boot ROM

The internal ROM memory is used to store the boot code of the LPC1850/30/20/10. After a reset, the ARM processor will start its code execution from this memory.

The boot ROM memory includes the following features:

- ROM memory size is 32 kB.
- Supports booting from UART interfaces and external static memory such as NOR flash, SPI flash, quad SPI flash.
- Includes APIs for power control and OTP programming.
- Includes SPIFI drivers.
- Includes a flexible USB device stack that supports Human Interface Device (HID), Mass Storage Class (MSC), and Device Firmware Upgrade (DFU) drivers.

AES capable parts also support:

- CMAC authentication on the boot image.

- Secure booting from an encrypted image. In development mode booting from a plain text image is possible. Development mode is terminated by programming the AES key.
- API for AES programming.

Several boot modes are available depending on the values of the OTP bits BOOT_SRC. If the OTP memory is not programmed or the BOOT_SRC bits are all zero, the boot mode is determined by the states of the boot pins P2_8, P1_2, and P1_1.

Table 4. Boot mode when OTP BOOT_SRC bits are programmed

Boot mode	BOOT_SRC bit 3	BOOT_SRC bit 2	BOOT_SRC bit 1	BOOT_SRC bit 0	Description
Pin state	0	0	0	0	Boot source is defined by the reset state of P1_1, P1_2, and P2_8 pins. See Table 5 .
UART	0	0	0	1	Boot from device connected to USART0 using pins P2_0 and P2_1.
SPIFI	0	0	1	0	Boot from Quad SPI flash connected to the SPIFI interface using pins P3_3 to P3_8.
EMC 8-bit	0	0	1	1	Boot from external static memory (such as NOR flash) using CS0 and an 8-bit data bus.
EMC 16-bit	0	1	0	0	Boot from external static memory (such as NOR flash) using CS0 and a 16-bit data bus.
EMC 32-bit	0	1	0	1	Boot from external static memory (such as NOR flash) using CS0 and a 32-bit data bus.
USB0	0	1	1	0	Boot from USB0.
USB1	0	1	1	1	Boot from USB1.
SPI (SSP)	1	0	0	0	Boot from SPI flash connected to the SSP0 interface on P3_3, P3_6, P3_7 and P3_8 ^[1] .

[1] The boot loader programs the appropriate pin function at reset to boot using either SSP0 or SPIFI.

Table 5. Boot mode when OPT BOOT_SRC bits are zero


Boot mode	P2_7	P2_8	P1_2	P1_1	Description
UART	HIGH	LOW	LOW	LOW	Boot from device connected to USART0 using pins P2_0 and P2_1.
SPIFI	HIGH	LOW	LOW	HIGH	Boot from Quad SPI flash connected to the SPIFI interface on P3_3 to P3_8 ^[1] .
EMC 8-bit	HIGH	LOW	HIGH	LOW	Boot from external static memory (such as NOR flash) using CS0 and an 8-bit data bus.
EMC 16-bit	HIGH	LOW	HIGH	HIGH	Boot from external static memory (such as NOR flash) using CS0 and a 16-bit data bus.
EMC 32-bit	HIGH	HIGH	LOW	LOW	Boot from external static memory (such as NOR flash) using CS0 and a 32-bit data bus.

Table 5. Boot mode when OPT BOOT_SRC bits are zero

Boot mode	P2_7	P2_8	P1_2	P1_1	Description
USB0	HIGH	HIGH	LOW	HIGH	Boot from USB0
USB1	HIGH	HIGH	HIGH	LOW	Boot from USB1.
SPI (SSP)	HIGH	HIGH	HIGH	HIGH	Boot from SPI flash connected to the SSP0 interface on P3_3, P3_6, P3_7 and P3_8 ^[1] .


[1] The boot loader programs the appropriate pin function at reset to boot using either SSP0 or SPIFI.

7.9 Memory mapping



002aa1228

Fig 4. LPC1850/30/20/10 Memory mapping (overview)



002aaf229

Fig 5. LPC1850/30/20/10 Memory mapping (peripherals)

7.10 Security features

7.10.1 AES security engine

The hardware AES security engine can encrypt¹ and decrypt data using the AES algorithm in conjunction with a 128-bit key.

7.10.1.1 Features

- Decryption of external flash data connected to the quad SPI Flash Interface (SPIFI).
- Secure storage of keys.
- Support for CMAC hash calculation to authenticate encrypted data.
- Data is processed in little endian mode. This means that the first byte read from flash is integrated into the AES codeword as least significant byte. The 16th byte read from flash is the most significant byte of the first AES codeword.
- AES engine performance of 1 byte/clock cycle.
- DMA transfers supported through the GPDMA.

7.10.2 One-Time Programmable (OTP) memory

The OTP provides two 128-bit non-volatile memories to store AES keys or other customer data.

7.11 General Purpose I/O (GPIO)

The LPC1850/30/20/10 provides 5 GPIO ports with up to 16 GPIO pins each.

Device pins that are not connected to a specific peripheral function are controlled by the GPIO registers. Pins may be dynamically configured as inputs or outputs. Separate registers allow setting or clearing any number of outputs simultaneously. The value of the output register may be read back as well as the current state of the port pins.

All GPIO pins default to inputs with pull-up resistors enabled on reset.

7.11.1 Features

- Accelerated GPIO functions:
 - GPIO registers are located on the AHB so that the fastest possible I/O timing can be achieved.
 - Mask registers allow treating sets of port bits as a group, leaving other bits unchanged.
 - All GPIO registers are byte and half-word addressable.
 - Entire port value can be written in one instruction.
- Bit-level set and clear registers allow a single instruction set or clear of any number of bits in one port.
- Direction control of individual bits.
- All I/O default to inputs after reset.

1. The encryption function is not available on standard LPC18xx parts. Please contact your local distributor or the NXP sales office for availability of encryption-capable parts.

7.12 AHB peripherals

7.12.1 State Configurable Timer (SCT) subsystem

The SCT allows a wide variety of timing, counting, output modulation, and input capture operations. The inputs and outputs of the SCT are shared with the capture and match inputs/outputs of the 32-bit general purpose counter/timers.

The SCT can be configured as two 16-bit counters or a unified 32-bit counter. In the two-counter case, in addition to the counter value the following operational elements are independent for each half:

- State variable
- Limit, halt, stop, and start conditions
- Values of Match/Capture registers, plus reload or capture control values

In the two-counter case, the following operational elements are global to the SCT, but the last three can use match conditions from either counter:

- Clock selection
- Inputs
- Events
- Outputs
- Interrupts

7.12.1.1 Features

- Two 16-bit counters or one 32-bit counter.
- Counter(s) clocked by bus clock or selected input.
- Up counter(s) or up-down counter(s).
- State variable allows sequencing across multiple counter cycles.
- Event combines input or output condition and/or counter match in a specified state.
- Events control outputs and interrupts.
- Selected event(s) can limit, halt, start, or stop a counter.
- Supports:
 - up to 8 inputs (one input connected internally)
 - up to 16 outputs
 - 16 match/capture registers
 - 16 events
 - 32 states

7.12.2 General Purpose DMA (GPDMA)

The DMA controller allows peripheral-to memory, memory-to-peripheral, peripheral-to-peripheral, and memory-to-memory transactions. Each DMA stream provides unidirectional serial DMA transfers for a single source and destination. For

example, a bidirectional port requires one stream for transmit and one for receives. The source and destination areas can each be either a memory region or a peripheral for master 1, but only memory for master 0.

7.12.2.1 Features

- Eight DMA channels. Each channel can support an unidirectional transfer.
- 16 DMA request lines.
- Single DMA and burst DMA request signals. Each peripheral connected to the DMA Controller can assert either a burst DMA request or a single DMA request. The DMA burst size is set by programming the DMA Controller.
- Memory-to-memory, memory-to-peripheral, peripheral-to-memory, and peripheral-to-peripheral transfers are supported.
- Scatter or gather DMA is supported through the use of linked lists. This means that the source and destination areas do not have to occupy contiguous areas of memory.
- Hardware DMA channel priority.
- AHB slave DMA programming interface. The DMA Controller is programmed by writing to the DMA control registers over the AHB slave interface.
- Two AHB bus masters for transferring data. These interfaces transfer data when a DMA request goes active. Master 1 can access memories and peripherals, master 0 can access memories only.
- 32-bit AHB master bus width.
- Incrementing or non-incrementing addressing for source and destination.
- Programmable DMA burst size. The DMA burst size can be programmed to more efficiently transfer data.
- Internal four-word FIFO per channel.
- Supports 8, 16, and 32-bit wide transactions.
- Big-endian and little-endian support. The DMA Controller defaults to little-endian mode on reset.
- An interrupt to the processor can be generated on a DMA completion or when a DMA error has occurred.
- Raw interrupt status. The DMA error and DMA count raw interrupt status can be read prior to masking.

7.12.3 SPI Flash Interface (SPIFI)

The SPI Flash Interface (allows low-cost serial flash memories to be connected to the ARM Cortex-M3 processor with little performance penalty compared to parallel flash devices with higher pin count.

After a few commands configure the interface at startup, the entire flash content is accessible as normal memory using byte, halfword, and word accesses by the processor and/or DMA channels. Erasure and programming are handled by simple sequences of commands.

Many serial flash devices use a half-duplex command-driven SPI protocol for device setup and initialization and then move to a half-duplex, command-driven 4-bit protocol for normal operation. Different serial flash vendors and devices accept or require different

commands and command formats. SPIFI provides sufficient flexibility to be compatible with common flash devices and includes extensions to help insure compatibility with future devices.

7.12.3.1 Features

- Interfaces to serial flash memory in the main memory map.
- Supports classic and 4-bit bidirectional serial protocols.
- Half-duplex protocol compatible with various vendors and devices.
- Data rates of up to 40 MB per second total.
- Supports DMA access.

7.12.4 SD/MMC card interface

The SD/MMC card interface supports the following modes to control:

- Secure Digital memory (SD version 3.0)
- Secure Digital I/O (SDIO version 2.0)
- Consumer Electronics Advanced Transport Architecture (CE-ATA version 1.1)
- Multimedia Cards (MMC version 4.4)

7.12.5 External Memory Controller (EMC)

The LPC1850/30/20/10 EMC is a Memory Controller peripheral offering support for asynchronous static memory devices such as RAM, ROM, and NOR flash. In addition, it can be used as an interface with off-chip memory-mapped devices and peripherals.

7.12.5.1 Features

- Dynamic memory interface support including single data rate SDRAM.
- Asynchronous static memory device support including RAM, ROM, and NOR flash, with or without asynchronous page mode.
- Low transaction latency.
- Read and write buffers to reduce latency and to improve performance.
- 8/16/32 data and 24 address lines wide static memory support. On parts LPC1820/10 only 8/16 data lines are available.
- 16 bit and 32 bit wide chip select SDRAM memory support.
- Static memory features include:
 - Asynchronous page mode read
 - Programmable Wait States
 - Bus turnaround delay
 - Output enable and write enable delays
 - Extended wait
- Four chip selects for synchronous memory and four chip selects for static memory devices.
- Power-saving modes dynamically control CKE and CLKOUT to SDRAMs.
- Dynamic memory self-refresh mode controlled by software.

- Controller supports 2048 (A0 to A10), 4096 (A0 to A11), and 8192 (A0 to A12) row address synchronous memory parts. That is typical 512 MB, 256 MB, and 128 MB parts, with 4, 8, 16, or 32 data bits per device.
- Separate reset domains allow the for auto-refresh through a chip reset if desired.

Note: Synchronous static memory devices (synchronous burst mode) are not supported.

7.12.6 High-speed USB Host/Device/OTG interface (USB0)

Remark: USB0 is not available on the LPC1810 (see [Table 2](#)).

The USB OTG module allows the part to connect directly to a USB host such as a PC (in device mode) or to a USB device in host mode.

7.12.6.1 Features

- Complies with *Universal Serial Bus specification 2.0*.
- Complies with *USB On-The-Go supplement*.
- Complies with *Enhanced Host Controller Interface Specification*.
- Supports auto USB 2.0 mode discovery.
- Supports all high-speed USB-compliant peripherals.
- Supports all full-speed USB-compliant peripherals.
- Supports software Host Negotiation Protocol (HNP) and Session Request Protocol (SRP) for OTG peripherals.
- Contains UTMI+ compliant transceiver (PHY).
- Supports interrupts.
- This module has its own, integrated DMA engine.

7.12.7 High-speed USB Host/Device interface with ULPI (USB1)

Remark: USB1 is not available on the LPC1820/10 (see [Table 2](#)).

The USB1 interface can operate as a full-speed USB host/device interface or can connect to an external ULPI PHY for High-speed operation.

7.12.7.1 Features

- Complies with *Universal Serial Bus specification 2.0*.
- Complies with *Enhanced Host Controller Interface Specification*.
- Supports auto USB 2.0 mode discovery.
- Supports all high-speed USB-compliant peripherals if connected to external ULPI PHY.
- Supports all full-speed USB-compliant peripherals.
- Supports interrupts.
- This module has its own, integrated DMA engine.

7.12.8 LCD controller

The LCD controller provides all of the necessary control signals to interface directly to a variety of color and monochrome LCD panels. Both STN (single and dual panel) and TFT panels can be operated. The display resolution is selectable and can be up to 1024 × 768 pixels. Several color modes are provided, up to a 24-bit true-color non-palettized mode. An on-chip 512-byte color palette allows reducing bus utilization (i.e. memory size of the displayed data) while still supporting a large number of colors.

The LCD interface includes its own DMA controller to allow it to operate independently of the CPU and other system functions. A built-in FIFO acts as a buffer for display data, providing flexibility for system timing. Hardware cursor support can further reduce the amount of CPU time needed to operate the display.

7.12.8.1 Features

- AHB master interface to access frame buffer.
- Setup and control via a separate AHB slave interface.
- Dual 16-deep programmable 64-bit wide FIFOs for buffering incoming display data.
- Supports single and dual-panel monochrome Super Twisted Nematic (STN) displays with 4-bit or 8-bit interfaces.
- Supports single and dual-panel color STN displays.
- Supports Thin Film Transistor (TFT) color displays.
- Programmable display resolution including, but not limited to: 320 × 200, 320 × 240, 640 × 200, 640 × 240, 640 × 480, 800 × 600, and 1024 × 768.
- Hardware cursor support for single-panel displays.
- 15 gray-level monochrome, 3375 color STN, and 32 K color palettized TFT support.
- 1, 2, or 4 bits-per-pixel (bpp) palettized displays for monochrome STN.
- 1, 2, 4, or 8 bpp palettized color displays for color STN and TFT.
- 16 bpp true-color non-palettized for color STN and TFT.
- 24 bpp true-color non-palettized for color TFT.
- Programmable timing for different display panels.
- 256 entry, 16-bit palette RAM, arranged as a 128 × 32-bit RAM.
- Frame, line, and pixel clock signals.
- AC bias signal for STN, data enable signal for TFT panels.
- Supports little and big-endian, and Windows CE data formats.
- LCD panel clock may be generated from the peripheral clock, or from a clock input pin.

7.12.9 Ethernet

Remark: Ethernet is not available on the LPC1820/10 (see [Table 2](#)).

7.12.9.1 Features

- 10/100 Mbit/s
- TCP/IP hardware checksum

- IP checksum
- DMA support
- Power management remote wake-up frame and magic packet detection
- Supports both full-duplex and half-duplex operation
 - Supports CSMA/CD Protocol for half-duplex operation.
 - Supports IEEE 802.3x flow control for full-duplex operation.
 - Optional forwarding of received pause control frames to the user application in full-duplex operation.
 - Back-pressure support for half-duplex operation.
 - Automatic transmission of zero-quanta pause frame on deassertion of flow control input in full-duplex operation.
- Support for IEEE 1588 time stamping and IEEE 1588 advanced time stamping (IEEE 1588-2008 v2).

7.13 Digital serial peripherals

7.13.1 UART1

The LPC1850/30/20/10 contain one UART with standard transmit and receive data lines, UART1 also provides a full modem control handshake interface and support for RS-485/9-bit mode allowing both software address detection and automatic address detection using 9-bit mode.

UART1 includes a fractional baud rate generator. Standard baud rates such as 115200 Bd can be achieved with any crystal frequency above 2 MHz.

7.13.1.1 Features

- Maximum UART data bit rate of <td> MBit/s.
- 16 B Receive and Transmit FIFOs.
- Register locations conform to 16C550 industry standard.
- Receiver FIFO trigger points at 1 B, 4 B, 8 B, and 14 B.
- Built-in fractional baud rate generator covering wide range of baud rates without a need for external crystals of particular values.
- Auto baud capabilities and FIFO control mechanism that enables software flow control implementation.
- Equipped with standard modem interface signals. This module also provides full support for hardware flow control (auto-CTS/RTS).
- Support for RS-485/9-bit/EIA-485 mode (UART1).
- DMA support.

7.13.2 USART0/2/3

The LPC1850/30/20/10 contain three USARTs. In addition to standard transmit and receive data lines, the USARTs support a synchronous mode.

The USARTs include a fractional baud rate generator. Standard baud rates such as 115200 Bd can be achieved with any crystal frequency above 2 MHz.

7.13.2.1 Features

- Maximum UART data bit rate of <td> MBit/s.
- 16 B Receive and Transmit FIFOs.
- Register locations conform to 16C550 industry standard.
- Receiver FIFO trigger points at 1 B, 4 B, 8 B, and 14 B.
- Built-in fractional baud rate generator covering wide range of baud rates without a need for external crystals of particular values.
- Auto baud capabilities and FIFO control mechanism that enables software flow control implementation.
- Support for RS-485/9-bit/EIA-485 mode.
- USART3 includes an IrDA mode to support infrared communication.
- All USARTs have DMA support.
- Support for synchronous mode.
- Smart card mode conforming to ISO7816 specification

7.13.3 SSP0/1 serial I/O controllers

The LPC1850/30/20/10 contain two SSP controllers. The SSP controller is capable of operation on a SPI, 4-wire SSI, or Microwire bus. It can interact with multiple masters and slaves on the bus. Only a single master and a single slave can communicate on the bus during a given data transfer. The SSP supports full duplex transfers, with frames of 4 bits to 16 bits of data flowing from the master to the slave and from the slave to the master. In practice, often only one of these data flows carries meaningful data.

7.13.3.1 Features

- Maximum SSP speed of <td> Mbit/s (master) or <td> Mbit/s (slave)
- Compatible with Motorola SPI, 4-wire Texas Instruments SSI, and National Semiconductor Microwire buses
- Synchronous serial communication
- Master or slave operation
- 8-frame FIFOs for both transmit and receive
- 4-bit to 16-bit frame
- DMA transfers supported by GPDMA

7.13.4 I²C0/1-bus interfaces

The LPC1850/30/20/10 each contain two I²C-bus controllers.

The I²C-bus is bidirectional for inter-IC control using only two wires: a Serial Clock line (SCL) and a Serial Data line (SDA). Each device is recognized by a unique address and can operate as either a receiver-only device (e.g., an LCD driver) or a transmitter with the capability to both receive and send information (such as memory). Transmitters and/or receivers can operate in either master or slave mode, depending on whether the chip has to initiate a data transfer or is only addressed. The I²C is a multi-master bus and can be controlled by more than one bus master connected to it.

7.13.4.1 Features

- I²C0 is a standard I²C compliant bus interface with open-drain pins. I²C0 also supports Fast mode plus with bit rates up to 1 Mbit/s.
- I²C1 uses standard I/O pins with bit rates of up to 400 kbit/s (Fast I²C-bus).
- Easy to configure as master, slave, or master/slave.
- Programmable clocks allow versatile rate control.
- Bidirectional data transfer between masters and slaves.
- Multi-master bus (no central master).
- Arbitration between simultaneously transmitting masters without corruption of serial data on the bus.
- Serial clock synchronization allows devices with different bit rates to communicate via one serial bus.
- Serial clock synchronization can be used as a handshake mechanism to suspend and resume serial transfer.
- The I²C-bus can be used for test and diagnostic purposes.
- All I²C-bus controllers support multiple address recognition and a bus monitor mode.

7.13.5 I²S interface

The I²S-bus provides a standard communication interface for digital audio applications.

The *I²S-bus specification* defines a 3-wire serial bus using one data line, one clock line, and one word select signal. The basic I²S-bus connection has one master, which is always the master, and one slave. The I²S-bus interface provides a separate transmit and receive channel, each of which can operate as either a master or a slave.

7.13.5.1 Features

- The interface has separate input/output channels each of which can operate in master or slave mode.
- Capable of handling 8-bit, 16-bit, and 32-bit word sizes.
- Mono and stereo audio data supported.
- The sampling frequency can range from 16 kHz to 96 kHz (16, 22.05, 32, 44.1, 48, 96) kHz.
- Support for an audio master clock.
- Configurable word select period in master mode (separately for I²S-bus input and output).
- Two 8-word FIFO data buffers are provided, one for transmit and one for receive.
- Generates interrupt requests when buffer levels cross a programmable boundary.
- Two DMA requests, controlled by programmable buffer levels. These are connected to the GPDMA block.
- Controls include reset, stop and mute options separately for I²S-bus input and I²S-bus output.

7.13.6 C_CAN

Controller Area Network (CAN) is the definition of a high performance communication protocol for serial data communication. The C_CAN controller is designed to provide a full implementation of the CAN protocol according to the CAN Specification Version 2.0B. The C_CAN controller allows to build powerful local networks with low-cost multiplex wiring by supporting distributed real-time control with a very high level of security.

7.13.6.1 Features

- Conforms to protocol version 2.0 parts A and B.
- Supports bit rate of up to 1 Mbit/s.
- Supports 32 Message Objects.
- Each Message Object has its own identifier mask.
- Provides programmable FIFO mode (concatenation of Message Objects).
- Provides maskable interrupts.
- Supports Disabled Automatic Retransmission (DAR) mode for time-triggered CAN applications.
- Provides programmable loop-back mode for self-test operation.

7.14 Counter/timers and motor control

7.14.1 General purpose 32-bit timers/external event counters

The LPC1850/30/20/10 include four 32-bit timer/counters. The timer/counter is designed to count cycles of the system derived clock or an externally-supplied clock. It can optionally generate interrupts, generate timed DMA requests, or perform other actions at specified timer values, based on four match registers. Each timer/counter also includes two capture inputs to trap the timer value when an input signal transitions, optionally generating an interrupt.

7.14.1.1 Features

- A 32-bit timer/counter with a programmable 32-bit prescaler.
- Counter or timer operation.
- Two 32-bit capture channels per timer, that can take a snapshot of the timer value when an input signal transitions. A capture event may also generate an interrupt.
- Four 32-bit match registers that allow:
 - Continuous operation with optional interrupt generation on match.
 - Stop timer on match with optional interrupt generation.
 - Reset timer on match with optional interrupt generation.
- Up to four external outputs corresponding to match registers, with the following capabilities:
 - Set LOW on match.
 - Set HIGH on match.
 - Toggle on match.
 - Do nothing on match.

- Up to two match registers can be used to generate timed DMA requests.

7.14.2 Motor control PWM

The motor control PWM is a specialized PWM supporting 3-phase motors and other combinations. Feedback inputs are provided to automatically sense rotor position and use that information to ramp speed up or down. An abort input is also provided that causes the PWM to immediately release all motor drive outputs. At the same time, the motor control PWM is highly configurable for other generalized timing, counting, capture, and compare applications.

7.14.3 Quadrature Encoder Interface (QEI)

A quadrature encoder, also known as a 2-channel incremental encoder, converts angular displacement into two pulse signals. By monitoring both the number of pulses and the relative phase of the two signals, the user can track the position, direction of rotation, and velocity. In addition, a third channel, or index signal, can be used to reset the position counter. The quadrature encoder interface decodes the digital pulses from a quadrature encoder wheel to integrate position over time and determine direction of rotation. In addition, the QEI can capture the velocity of the encoder wheel.

7.14.3.1 Features

- Tracks encoder position.
- Increments/decrements depending on direction.
- Programmable for 2× or 4× position counting.
- Velocity capture using built-in timer.
- Velocity compare function with “less than” interrupt.
- Uses 32-bit registers for position and velocity.
- Three position compare registers with interrupts.
- Index counter for revolution counting.
- Index compare register with interrupts.
- Can combine index and position interrupts to produce an interrupt for whole and partial revolution displacement.
- Digital filter with programmable delays for encoder input signals.
- Can accept decoded signal inputs (clk and direction).

7.14.4 Repetitive Interrupt (RI) timer

The repetitive interrupt timer provides a free-running 32-bit counter which is compared to a selectable value, generating an interrupt when a match occurs. Any bits of the timer/compare can be masked such that they do not contribute to the match detection. The repetitive interrupt timer can be used to create an interrupt that repeats at predetermined intervals.

7.14.4.1 Features

- 32-bit counter. Counter can be free-running or be reset by a generated interrupt.
- 32-bit compare value.

- 32-bit compare mask. An interrupt is generated when the counter value equals the compare value, after masking. This allows for combinations not possible with a simple compare.

7.14.5 Windowed WatchDog Timer (WWDT)

The purpose of the watchdog is to reset the controller if software fails to periodically service it within a programmable time window.

7.14.5.1 Features

- Internally resets chip if not periodically reloaded during the programmable time-out period.
- Optional windowed operation requires reload to occur between a minimum and maximum time period, both programmable.
- Optional warning interrupt can be generated at a programmable time prior to watchdog time-out.
- Enabled by software but requires a hardware reset or a watchdog reset/interrupt to be disabled.
- Incorrect feed sequence causes reset or interrupt if enabled.
- Flag to indicate watchdog reset.
- Programmable 24-bit timer with internal prescaler.
- Selectable time period from $(T_{cy(WDCLK)} \times 256 \times 4)$ to $(T_{cy(WDCLK)} \times 2^{24} \times 4)$ in multiples of $T_{cy(WDCLK)} \times 4$.
- The Watchdog Clock (WDCLK) uses the IRC as the clock source.

7.15 Analog peripherals

7.15.1 Analog-to-Digital Converter (ADC0/1)

7.15.1.1 Features

- 10-bit successive approximation analog to digital converter.
- Input multiplexing among 8 pins.
- Power-down mode.
- Measurement range 0 to 3 V.
- Sampling frequency up to 400 kSamples/s.
- Burst conversion mode for single or multiple inputs.
- Optional conversion on transition on ADCTRIG0 or ADCTRIG1 pins, combined timer outputs 8 or 15, or the PWM output MCOA2.
- Individual result registers for each A/D channel to reduce interrupt overhead.
- DMA support.

7.15.2 Digital-to-Analog Converter (DAC)

7.15.2.1 Features

- 10-bit resolution

- Integral Non-Linearity
- Differential Non-Linearity
- Monotonic by design (resistor string architecture)
- Controllable conversion speed
- Low power consumption

7.16 Peripherals in the RTC power domain

7.16.1 RTC

The Real Time Clock (RTC) is a set of counters for measuring time when system power is on, and optionally when it is off. It uses very little power when its registers are not being accessed by the CPU, especially reduced power modes. The RTC is clocked by a separate 32 kHz oscillator that produces a 1 Hz internal time reference and is powered by its own power supply pin, VBAT.

7.16.1.1 Features

- Measures the passage of time to maintain a calendar and clock. Provides seconds, minutes, hours, day of month, month, year, day of week, and day of year.
- Ultra-low power design to support battery powered systems. Less than <td> required for battery operation. Uses power from the CPU power supply when it is present.
- Dedicated battery power supply pin.
- RTC power supply is isolated from the rest of the chip.
- Calibration counter allows adjustment to better than ± 1 sec/day with 1 sec resolution.
- Periodic interrupts can be generated from increments of any field of the time registers.
- Alarm interrupt can be generated for a specific date/time.

7.16.2 Alarm timer

The alarm timer is a 16-bit timer and counts down at 1 kHz from a preset value generating alarms in intervals of up to 1 min. The counter triggers a status bit when it reaches 0x00 and asserts an interrupt if enabled.

The alarm timer is part of the RTC power domain and can be battery powered.

7.17 System control

7.17.1 Configuration registers (CREG)

The following settings are controlled in the configuration register block:

- BOD trip settings
- Oscillator output
- DMA-to-peripheral muxing
- Ethernet mode
- Memory mapping
- Timer/USART inputs
- Enabling the USB controllers

In addition, the CREG block contains the part identification and part configuration information.

7.17.2 System Control Unit (SCU)

The system control unit determines the function and electrical mode of the digital pins. By default function 0 is selected for all pins with pull-up enabled.

Analog I/Os for the ADCs and the DAC as well as most USB pins are on separate pads and are not controlled through the SCU.

7.17.3 Clock Generation Unit (CGU)

The Clock Generator Unit (CGU) generates several base clocks. The base clocks may be unrelated in frequency and phase and can have different clock sources within the CGU. One CGU base clock is routed to the CLKOUT pins.

Derived from each base clock may be multiple branch clocks. The branch clocks offer very flexible control for power-management purposes. All branch clocks are outputs of one of two Clock Control Units (CCUs) and can be controlled independently. Branch clocks derived from the same base clock are synchronous in frequency and phase.

7.17.4 Internal RC oscillator (IRC)

The IRC is used as the clock source for the WWDT and/or as the clock that drives the PLLs and subsequently the CPU. The nominal IRC frequency is 12 MHz. The IRC is trimmed to 1 % accuracy over the entire voltage and temperature range.

Upon power-up or any chip reset, the LPC1850/30/20/10 use the IRC as the clock source. Software may later switch to one of the other available clock sources.

7.17.5 PLL0 (for USB0)

PLL0 is a dedicated PLL for the USB0 High-speed controller.

PLL0 accepts an input clock frequency from an external oscillator in the range of 14 kHz to 25 MHz. The input frequency is multiplied up to a high frequency with a Current Controlled Oscillator (CCO). The CCO operates in the range of 4.3 MHz to 550 MHz.

7.17.6 System PLL1

The PLL1 accepts an input clock frequency from an external oscillator in the range of 10 MHz to 25 MHz. The input frequency is multiplied up to a high frequency with a Current Controlled Oscillator (CCO). The multiplier can be an integer value from 1 to 32. The CCO operates in the range of 156 MHz to 320 MHz, so there is an additional divider in the loop to keep the CCO within its frequency range while the PLL is providing the desired output frequency. The output divider may be set to divide by 2, 4, 8, or 16 to produce the output clock. Since the minimum output divider value is 2, it is insured that the PLL output has a 50 % duty cycle. The PLL is turned off and bypassed following a chip reset and may be enabled by software. The program must configure and activate the PLL, wait for the PLL to lock, and then connect to the PLL as a clock source. The PLL settling time is 100 μ s.

7.17.7 Reset Generation Unit (RGU)

The RGU allows generation of independent reset signals for individual blocks and peripherals.

7.17.8 Power control

The LPC1850/30/20/10 support four reduced power modes: Sleep, Deep-sleep, Power-down, and Deep power-down.

The LPC1850/30/20/10 can wake up from Deep-sleep, Power-down, and Deep power-down modes via the WAKEUP[3:0] pins and interrupts generated by battery powered blocks in the RTC power domain.

7.18 Emulation and debugging

Debug and trace functions are integrated into the ARM Cortex-M3. Serial wire debug and trace functions are supported in addition to a standard JTAG debug and parallel trace functions. The ARM Cortex-M3 is configured to support up to eight breakpoints and four watch points.

8. Limiting values

Table 6. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).^[1]

Symbol	Parameter	Conditions	Min	Max	Unit
$V_{DD(REG)(3V3)}$	regulator supply voltage (3.3 V)	on pin VDD_REG	2.2 ^[2]	3.6	V
$V_{DD(IO)}$	input/output supply voltage	on pin VDDIO	2.2	3.6	V
$V_{DDA(3V3)}$	analog supply voltage (3.3 V)	on pin VDDA	2.0	3.6	V
V_{BAT}	battery supply voltage	for the RTC	2.2	3.6	V
$V_{prog(pf)}$	polyfuse programming voltage	on pin VPP	2.7	3.6	V
V_{IA}	analog input voltage	on ADC pins	0	$V_{DDA(3V3)}$	V
V_I	input voltage	only valid when the $V_{DD(IO)}$ supply voltage is present	^[3] 2.0	3.6	V
I_{DD}	supply current	per supply pin	^[4] -	<td>	mA
I_{SS}	ground current	per ground pin	^[4] -	<td>	mA
I_{latch}	I/O latch-up current	$-(0.5V_{DD(IO)} < V_I < (1.5V_{DD(IO)})$; $T_j < 125\text{ }^\circ\text{C}$	-	<td>	mA
T_{stg}	storage temperature		^[5] <td>	<td>	$^\circ\text{C}$
$P_{tot(pack)}$	total power dissipation (per package)	based on package heat transfer, not device power consumption	-	<td>	W
V_{ESD}	electrostatic discharge voltage	human body model; all pins	^[6] <td>	<td>	V

[1] The following applies to the limiting values:

- a) This product includes circuitry specifically designed for the protection of its internal devices from the damaging effects of excessive static charge. Nonetheless, it is suggested that conventional precautions be taken to avoid applying greater than the rated maximum.
- b) Parameters are valid over operating temperature range unless otherwise specified. All voltages are with respect to V_{SS} unless otherwise noted.

[2] 2.0 V if $V_{BAT} \geq 2.2\text{ V}$.

[3] Including voltage on outputs in 3-state mode; at 2.0 V the speed will be reduced.

[4] The peak current is limited to 25 times the corresponding maximum current.

[5] Dependent on package type.

[6] Human body model: equivalent to discharging a 100 pF capacitor through a 1.5 k Ω series resistor.

9. Thermal characteristics

The average chip junction temperature, T_j (°C), can be calculated using the following equation:

$$T_j = T_{amb} + (P_D \times R_{th(j-a)}) \tag{1}$$

- T_{amb} = ambient temperature (°C),
- $R_{th(j-a)}$ = the package junction-to-ambient thermal resistance (°C/W)
- P_D = sum of internal and I/O power dissipation

The internal power dissipation is the product of I_{DD} and V_{DD} . The I/O power dissipation of the I/O pins is often small and many times can be negligible. However it can be significant in some applications.

Table 7. Thermal characteristics

$V_{DD} = 2.2\text{ V to }3.6\text{ V}; T_{amb} = -40\text{ °C to }+85\text{ °C unless otherwise specified};$

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$T_{j(max)}$	maximum junction temperature		-	-	<td>	°C

10. Static characteristics

Table 8. Static characteristics

$T_{amb} = -40\text{ }^{\circ}\text{C}$ to $+85\text{ }^{\circ}\text{C}$, unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ ^[1]	Max	Unit	
Supply pins							
$V_{DD(I/O)}$	input/output supply voltage		2.2	-	3.6	V	
$V_{DD(REG)(3V3)}$	regulator supply voltage (3.3 V)		2.2	-	3.6	V	
$V_{DDA(3V3)}$	analog supply voltage (3.3 V)		2.0	-	3.6	V	
V_{BAT}	battery supply voltage		[2] 2.2	-	3.6	V	
$I_{DD(REG)(3V3)}$	regulator supply current (3.3 V)	active mode; code while(1){}					
		executed from <tbid>; all peripherals disabled					
		CCLK = 12 MHz; PLL disabled	[3]	-	<tbid>	-	mA
		CCLK = 100 MHz; PLL enabled	[3]	-	<tbid>	-	mA
		CCLK = 150 MHz; PLL enabled	[3]	-	<tbid>	-	mA
		sleep mode	[3]	-	<tbid>	-	mA
		deep sleep mode	[3][4]	-	<tbid>	-	μA
		power-down mode	[3][4]	-	<tbid>	-	μA
I_{BAT}	battery supply current	deep power-down mode; RTC running					
		$V_{DD(REG)(3V3)}$ present	[5]	-	<tbid>	-	nA
		$V_{DD(REG)(3V3)}$ not present	[6]	-	<tbid>	-	nA
$I_{DD(I/O)}$	I/O supply current	deep sleep mode	[7]	-	<tbid>	-	nA
		power-down mode	[7]	-	<tbid>	-	nA
		deep power-down mode	[7]	-	<tbid>	-	nA
$I_{DD(ADC)}$	ADC supply current	deep sleep mode	[8]	-	<tbid>	-	nA
		power-down mode	[8]	-	<tbid>	-	nA
		deep power-down mode	[8]	-	<tbid>	-	nA

Table 8. Static characteristics ...continued
T_{amb} = -40 °C to +85 °C, unless otherwise specified.





Symbol	Parameter	Conditions	Min	Typ ^[1]	Max	Unit
Digital pins						
I _{IL}	LOW-level input current	V _I = 0 V; on-chip pull-up resistor disabled	-	-	<tdb>	μA
I _{IH}	HIGH-level input current	V _I = V _{DD(I/O)} ; on-chip pull-down resistor disabled	-	-	<tdb>	μA
I _{OZ}	OFF-state output current	V _O = 0 V; V _O = V _{DD(I/O)} ; on-chip pull-up/down resistors disabled	-	-	<tdb>	μA
V _I	input voltage	pin configured to provide a digital function	[9][10][11] <tdb>	-	<tdb>	V
V _O	output voltage	output active	<tdb>	-	V _{DD(I/O)}	V
V _{IH}	HIGH-level input voltage		<tdb>	-	-	V
V _{IL}	LOW-level input voltage		-	-	<tdb>	V
V _{hys}	hysteresis voltage		<tdb>	-	-	V
V _{OH}	HIGH-level output voltage	I _{OH} = -4 mA	V _{DD(I/O)} - 0.4	-	-	V
V _{OL}	LOW-level output voltage	I _{OL} = 4 mA	-	-	<tdb>	V
I _{OH}	HIGH-level output current	V _{OH} = V _{DD(I/O)} - 0.4 V	<tdb>	-	-	mA
I _{OL}	LOW-level output current	V _{OL} = 0.4 V	<tdb>	-	-	mA
I _{OHS}	HIGH-level short-circuit output current	V _{OH} = 0 V	[12] -	-	<tdb>	mA
I _{OLS}	LOW-level short-circuit output current	V _{OL} = V _{DD(I/O)}	[12] -	-	<tdb>	mA
I _{pd}	pull-down current	V _I = 3.6 V	<tdb>	<tdb>	<tdb>	μA
I _{pu}	pull-up current	V _I = 0 V	<tdb>	<tdb>	<tdb>	μA
		V _{DD(I/O)} < V _I < 3.6 V	<tdb>	<tdb>	<tdb>	μA
Open-drain I²C0-bus pins						
V _{IH}	HIGH-level input voltage		<tdb>	-	-	V
V _{IL}	LOW-level input voltage		-	-	<tdb>	V
V _{hys}	hysteresis voltage		-	<tdb>	-	V
V _{OL}	LOW-level output voltage	I _{OLS} = <tdb> mA	-	-	<tdb>	V
I _{LI}	input leakage current	V _I = V _{DD(I/O)}	[13] -	<tdb>	<tdb>	μA
		V _I = 5 V	-	<tdb>	<tdb>	μA

Table 8. Static characteristics ...continued
T_{amb} = -40 °C to +85 °C, unless otherwise specified.





Symbol	Parameter	Conditions	Min	Typ ^[1]	Max	Unit
Oscillator pins						
V _{i(XTAL1)}	input voltage on pin XTAL1		-0.5	-	1.2	V
V _{o(XTAL2)}	output voltage on pin XTAL2		-0.5	-	1.2	V
USB pins						
V _{IC}	common-mode input voltage	high-speed mode	<td>	<td>	<td>	mV
		full-speed/low-speed mode	<td>	-	<td>	mV
		chirp mode	<td>	-	<td>	mV
V _{i(dif)}	differential input voltage		<td>	<td>	<td>	mV


- [1] Typical ratings are not guaranteed. The values listed are at room temperature (25 °C), nominal supply voltages.
- [2] The RTC typically fails when V_{VBAT} drops below 1.6 V.
- [3] V_{DD(REG)(3V3)} = 3.3 V; T_{amb} = 25 °C for all power consumption measurements.
- [4] Conditions <td>.
- [5] On pin VBAT; I_{DD(REG)(3V3)} = <td> nA; V_{DD(REG)(3V3)} = 3.3 V; V_{BAT} < V_{DD(REG)(3V3)}; T_{amb} = 25 °C.
- [6] On pin VBAT; V_{BAT} = 3.3 V; T_{amb} = 25 °C.
- [7] All internal pull-ups disabled. All pins configured as output and driven LOW. V_{DD(3V3)} = 3.3 V; T_{amb} = 25 °C.
- [8] V_{DDA(3V3)} = 3.3 V; T_{amb} = 25 °C.
- [9] Including voltage on outputs in 3-state mode.
- [10] V_{DD(3V3)} supply voltages must be present.
- [11] 3-state outputs go into 3-state mode in Deep power-down mode.
- [12] Allowed as long as the current limit does not exceed the maximum current allowed by the device.
- [13] To V_{SS}.

10.1 Electrical pin characteristics




10.2 Power consumption





Conditions: $T_{amb} = 25\text{ }^{\circ}\text{C}$; <tbid>.

Fig 14. Typical supply current versus temperature in Power-down mode



Conditions: $T_{amb} = 25\text{ }^{\circ}\text{C}$; V ; <tbid>.

Fig 15. Typical supply current versus temperature in Deep power-down mode

Table 9. Power consumption for individual peripherals $T_{amb} = 25\text{ }^{\circ}\text{C}$; $V_{DD(REEG)(3V3)} = 3.3\text{ V}$.

Peripheral	Conditions	Typical I_{DD} [1]
IRC		
ADC		
DAC		
I2C0		
I2C1		
I2S		
SSP0		
SSP1		
USART0		
UART1		
USART2		
USART3		
USB0		
USB1		
Ethernet		
<td>		

[1] Typical ratings are not guaranteed. The values listed are at room temperature (25 °C), nominal supply voltages.

11. Dynamic characteristics

11.1 External clock


Table 10. Dynamic characteristic: external clock

$T_{amb} = -40\text{ }^{\circ}\text{C}$ to $+85\text{ }^{\circ}\text{C}$; $V_{DD(I/O)}$ over specified ranges.^[1]

Symbol	Parameter	Conditions	Min	Typ ^[2]	Max	Unit
f_{osc}	oscillator frequency		1	-	25	MHz
$T_{cy(clk)}$	clock cycle time		40	-	1000	ns
t_{CHCX}	clock HIGH time		$T_{cy(clk)} \times <tbd>$	-	-	ns
t_{CLCX}	clock LOW time		$T_{cy(clk)} \times <tbd>$	-	-	ns
t_{CLCH}	clock rise time		-	-	<tbd>	ns
t_{CHCL}	clock fall time		-	-	<tbd>	ns

[1] Parameters are valid over operating temperature range unless otherwise specified.

[2] Typical ratings are not guaranteed. The values listed are at room temperature (25 °C), nominal supply voltages.



11.2 IRC and RTC oscillators

Table 11. Dynamic characteristic: IRC and RTC oscillators

$T_{amb} = -40\text{ }^{\circ}\text{C}$ to $+85\text{ }^{\circ}\text{C}$; $\langle tbd \rangle \leq V_{DD(I/O)} \leq \langle tbd \rangle$ [1]

Symbol	Parameter	Conditions	Min	Typ [2]	Max	Unit
$f_{osc(RC)}$	internal RC oscillator frequency	-	$\langle tbd \rangle$	12.00	$\langle tbd \rangle$	MHz
$f_{i(RTC)}$	RTC input frequency	-	-	32.768	-	kHz

[1] Parameters are valid over operating temperature range unless otherwise specified.

[2] Typical ratings are not guaranteed. The values listed are at room temperature (25 °C), nominal supply voltages.




Fig 17. Internal RC oscillator frequency versus temperature

11.3 I²C-bus

Table 12. Dynamic characteristic: I²C-bus pins

$T_{amb} = -40\text{ }^{\circ}\text{C}$ to $+85\text{ }^{\circ}\text{C}$. [1]

Symbol	Parameter	Conditions	Min	Max	Unit
f_{SCL}	SCL clock frequency	Standard-mode	0	100	kHz
		Fast-mode	0	400	kHz
		Fast-mode Plus	0	1	MHz
t_f	fall time	[3][4][5][6] of both SDA and SCL signals	-	300	ns
		Standard-mode			
		Fast-mode	$20 + 0.1 \times C_b$	300	ns
		Fast-mode Plus	-	120	ns

Table 12. Dynamic characteristic: I²C-bus pins $T_{amb} = -40\text{ }^{\circ}\text{C to } +85\text{ }^{\circ}\text{C}$.^[1]

Symbol	Parameter	Conditions	Min	Max	Unit
t _{LOW}	LOW period of the SCL clock	Standard-mode	4.7	-	μs
		Fast-mode	1.3	-	μs
		Fast-mode Plus	0.5	-	μs
t _{HIGH}	HIGH period of the SCL clock	Standard-mode	4.0	-	μs
		Fast-mode	0.6	-	μs
		Fast-mode Plus	0.26	-	μs
t _{HD;DAT}	data hold time	[2][3][7] Standard-mode	0	-	μs
		Fast-mode	0	-	μs
		Fast-mode Plus	0	-	μs
t _{SU;DAT}	data set-up time	[8][9] Standard-mode	250	-	ns
		Fast-mode	100	-	ns
		Fast-mode Plus	50	-	ns

- [1] Parameters are valid over operating temperature range unless otherwise specified.
- [2] t_{HD;DAT} is the data hold time that is measured from the falling edge of SCL; applies to data in transmission and the acknowledge.
- [3] A device must internally provide a hold time of at least 300 ns for the SDA signal (with respect to the V_{IH(min)} of the SCL signal) to bridge the undefined region of the falling edge of SCL.
- [4] C_b = total capacitance of one bus line in pF. If mixed with Hs-mode devices, faster fall times are allowed.
- [5] The maximum t_f for the SDA and SCL bus lines is specified at 300 ns. The maximum fall time for the SDA output stage t_f is specified at 250 ns. This allows series protection resistors to be connected in between the SDA and the SCL pins and the SDA/SCL bus lines without exceeding the maximum specified t_f.
- [6] In Fast-mode Plus, fall time is specified the same for both output stage and bus timing. If series resistors are used, designers should allow for this when considering bus timing.
- [7] The maximum t_{HD;DAT} could be 3.45 μs and 0.9 μs for Standard-mode and Fast-mode but must be less than the maximum of t_{VD;DAT} or t_{VD;ACK} by a transition time. This maximum must only be met if the device does not stretch the LOW period (t_{LOW}) of the SCL signal. If the clock stretches the SCL, the data must be valid by the set-up time before it releases the clock.
- [8] t_{SU;DAT} is the data set-up time that is measured with respect to the rising edge of SCL; applies to data in transmission and the acknowledge.
- [9] A Fast-mode I²C-bus device can be used in a Standard-mode I²C-bus system but the requirement t_{SU;DAT} = 250 ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line t_{r(max)} + t_{SU;DAT} = 1000 + 250 = 1250 ns (according to the Standard-mode I²C-bus specification) before the SCL line is released. Also the acknowledge timing must meet this set-up time.




Fig 18. I²C-bus pins clock timing

11.4 SSP interface

Table 13. Dynamic characteristics: SSP pins in SPI mode

Symbol	Parameter	Conditions	Min	Max	Unit
$T_{cy(PCLK)}$	PCLK cycle time		<td>	-	ns
$T_{cy(clk)}$	clock cycle time	[1]	<td>	-	ns
SSP master					
t_{DS}	data set-up time	in SPI mode	[2] <td>	$T_{cy(clk)}$	ns
t_{DH}	data hold time	in SPI mode	[2] -	<td>	ns
$t_{v(Q)}$	data output valid time	in SPI mode	[2] -	<td>	ns
$t_{h(Q)}$	data output hold time	in SPI mode	[2] -	<td>	ns
SSP slave					
t_{DS}	data set-up time	in SPI mode	[3][4] <td>	-	ns
t_{DH}	data hold time	in SPI mode	[3][4] <td> × $T_{cy(PCLK)}$ + <td>	-	ns
$t_{v(Q)}$	data output valid time	in SPI mode	[3][4] -	<td> × $T_{cy(PCLK)}$ + <td>	ns
$t_{h(Q)}$	data output hold time	in SPI mode	[3][4] -	<td> × $T_{cy(PCLK)}$ + <td>	ns

- [1] $T_{cy(clk)} = (SSPCLKDIV \times (1 + SCR) \times CPSDVSR) / f_{main}$. The clock cycle time derived from the SPI bit rate $T_{cy(clk)}$ is a function of the main clock frequency f_{main} , the SSP peripheral clock divider (SSPCLKDIV), the SSP SCR parameter (specified in the SSP0CR0 register), and the SSP CPSDVSR parameter (specified in the SSP clock prescale register).
- [2] $T_{amb} = -40\text{ °C to }85\text{ °C}$; $V_{DD(REG)(3V3)} = 2.0\text{ V to }3.6\text{ V}$; $V_{DD(I/O)} = 2.0\text{ V to }3.6\text{ V}$.
- [3] $T_{cy(clk)} = 12 \times T_{cy(PCLK)}$.
- [4] $T_{amb} = 25\text{ °C}$; $V_{DD(REG)(3V3)} = 3.3\text{ V}$; $V_{DD(I/O)} = 3.3\text{ V}$.




Fig 19. SSP master timing in SPI mode




Fig 20. SSP slave timing in SPI mode

11.5 USB interface

Table 14. Dynamic characteristics: USB pins (full-speed)

$C_L = 50\text{ pF}$; $R_{pu} = 1.5\text{ k}\Omega$ on $D+$ to $V_{DD(I/O)}$, unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
t_r	rise time	10 % to 90 %	<td>	-	<td>	ns
t_f	fall time	10 % to 90 %	<td>	-	<td>	ns
t_{FRFM}	differential rise and fall time matching	t_r / t_f	<td>	-	<td>	%
V_{CRS}	output signal crossover voltage		<td>	-	<td>	V
t_{FEOPT}	source SE0 interval of EOP	see Figure 21	<td>	-	<td>	ns
t_{FDEOP}	source jitter for differential transition to SE0 transition	see Figure 21	<td>	-	<td>	ns
t_{JR1}	receiver jitter to next transition		<td>	-	<td>	ns
t_{JR2}	receiver jitter for paired transitions	10 % to 90 %	<td>	-	<td>	ns
t_{EOPR1}	EOP width at receiver	must reject as EOP; see Figure 21	[1] <td>	-	-	ns
t_{EOPR2}	EOP width at receiver	must accept as EOP; see Figure 21	[1] <td>	-	-	ns

[1] Characterized but not implemented as production test. Guaranteed by design.




Fig 21. Differential data-to-EOP transition skew and EOP width

11.6 Dynamic external memory interface

Table 15. Dynamic characteristics: Dynamic external memory interface

$C_L = 30\text{ pF}$; $T_{amb} = -40\text{ °C to }85\text{ °C}$; $V_{DD(REG)(3V3)}$ and $V_{DD(I/O)}$ over specified ranges <td>; AHB clock = 1 MHz.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
Common						
$t_{d(SV)}$	chip select valid delay time		-	<td>	<td>	ns
$t_{h(S)}$	chip select hold time		<td>	<td>	-	ns
$t_{d(RASV)}$	row address strobe valid delay time		-	<td>	<td>	ns
$t_{h(RAS)}$	row address strobe hold time		<td>	<td>	-	ns
$t_{d(CASV)}$	column address strobe valid delay time		-	<td>	<td>	ns
$t_{h(CAS)}$	column address strobe hold time		<td>	<td>	-	ns
$t_{d(WV)}$	write valid delay time		-	<td>	<td>	ns
$t_{h(W)}$	write hold time		<td>	<td>	-	ns
$t_{d(GV)}$	output enable valid delay time		-	<td>	<td>	ns
$t_{h(G)}$	output enable hold time		<td>	<td>	-	ns
$t_{d(AV)}$	address valid delay time		-	<td>	<td>	ns
$t_{h(A)}$	address hold time		<td>	<td>	-	ns
Read cycle parameters						
$t_{su(D)}$	data input set-up time		<td>	<td>	-	ns
$t_{h(D)}$	data input hold time		<td>	<td>	-	ns
Write cycle parameters						
$t_{d(QV)}$	data output valid delay time		-	<td>	<td>	ns
$t_{h(Q)}$	data output hold time		<td>	<td>	-	ns

11.7 Static external memory interface

Table 16. Dynamic characteristics: Static external memory interface

$C_L = 30 \text{ pF}$; $T_{amb} = -40 \text{ }^\circ\text{C to } 85 \text{ }^\circ\text{C}$; $V_{DD(REG)(3V3)}$ and $V_{DD(I/O)}$ over specified ranges <tbid>; AHB clock = 1 MHz

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
Common to read and write cycles^[1]						
t_{CSLAV}	\overline{CS} LOW to address valid time		<tbid>	<tbid>	<tbid>	ns
Read cycle parameters^{[1][2]}						
t_{OELAV}	\overline{OE} LOW to address valid time		<tbid>	<tbid>	<tbid>	ns
t_{CSLOEL}	\overline{CS} LOW to \overline{OE} LOW time		<tbid> + $T_{cy(CCLK)} \times$ WAITOEN	0 + $T_{cy(CCLK)} \times$ WAITOEN	<tbid> + $T_{cy(CCLK)} \times$ WAITOEN	ns
t_{am}	memory access time		^{[3][4]} (WAITRD – WAITOEN + 1) \times $T_{cy(CCLK)} - <tbid>$	(WAITRD – WAITOEN + 1) \times $T_{cy(CCLK)} - <tbid>$	(WAITRD – WAITOEN + 1) \times $T_{cy(CCLK)} - <tbid>$	ns
$t_{h(D)}$	data input hold time		^[5] <tbid>	<tbid>	<tbid>	ns
t_{CSHOEH}	\overline{CS} HIGH to \overline{OE} HIGH time		<tbid>	<tbid>	<tbid>	ns
t_{OEHAVN}	\overline{OE} HIGH to address invalid time		<tbid>	<tbid>	<tbid>	ns
t_{OELOEH}	\overline{OE} LOW to \overline{OE} HIGH time		<tbid> + (WAITRD – WAITOEN + 1) $\times T_{cy(CCLK)}$	0 + (WAITRD – WAITOEN + 1) $\times T_{cy(CCLK)}$	<tbid> + (WAITRD – WAITOEN + 1) $\times T_{cy(CCLK)}$	
t_{BLSLAV}	\overline{BLS} LOW to address valid time		<tbid>	<tbid>	<tbid>	ns
$t_{CSHBLSH}$	\overline{CS} HIGH to \overline{BLS} HIGH time		<tbid>	<tbid>	<tbid>	ns
Write cycle parameters^{[1][6]}						
t_{CSLWEL}	\overline{CS} LOW to \overline{WE} LOW time		<tbid> + $T_{cy(CCLK)} \times (1 +$ WAITWEN)	<tbid> + $T_{cy(CCLK)} \times (1 +$ WAITWEN)	<tbid> + $T_{cy(CCLK)} \times (1 +$ WAITWEN)	ns
$t_{CSLBLSL}$	\overline{CS} LOW to \overline{BLS} LOW time		-0.88	0.49	0.98	ns
t_{WELDV}	\overline{WE} LOW to data valid time		0.68	2.54	5.86	ns
t_{CSLDV}	\overline{CS} LOW to data valid time		0	2.64	4.79	ns
t_{WELWEH}	\overline{WE} LOW to \overline{WE} HIGH time		^[3] <tbid> + $T_{cy(CCLK)} \times$ (WAITWR – WAITWEN + 1)	0 + $T_{cy(CCLK)} \times$ (WAITWR – WAITWEN + 1)	<tbid> + $T_{cy(CCLK)} \times$ (WAITWR – WAITWEN + 1)	ns
$t_{BLSLBLSH}$	\overline{BLS} LOW to \overline{BLS} HIGH time		^[3] <tbid> + $T_{cy(CCLK)} \times$ (WAITWR – WAITWEN + 3)	0 + $T_{cy(CCLK)} \times$ (WAITWR – WAITWEN + 3)	<tbid> + $T_{cy(CCLK)} \times$ (WAITWR – WAITWEN + 3)	ns
t_{WEHAVN}	\overline{WE} HIGH to address invalid time		^[3] <tbid> + $T_{cy(CCLK)}$	<tbid> + $T_{cy(CCLK)}$	<tbid> + $T_{cy(CCLK)}$	ns

Table 16. Dynamic characteristics: Static external memory interface ...continued
 $C_L = 30 \text{ pF}$; $T_{amb} = -40 \text{ }^\circ\text{C}$ to $85 \text{ }^\circ\text{C}$; $V_{DD(REG)(3V3)}$ and $V_{DD(I0)}$ over specified ranges <td>; AHB clock = 1 MHz

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
t_{WEHDNV}	$\overline{\text{WE}}$ HIGH to data invalid time		[3] <td>	<td>	<td>	ns
t_{BLSHNV}	$\overline{\text{BLS}}$ HIGH to address invalid time		[3] <td>	<td>	<td>	ns
$t_{BLSHDNV}$	$\overline{\text{BLS}}$ HIGH to data invalid time		[3] <td>	<td>	<td>	ns

[1] $V_{OH} = 2.5 \text{ V}$, $V_{OL} = 0.2 \text{ V}$.

[2] $V_{IH} = 2.5 \text{ V}$, $V_{IL} = 0.5 \text{ V}$.

[3] $T_{cy(CCLK)} = 1/CCLK$.

[4] Latest of address valid, $\overline{\text{CS}}$ LOW, $\overline{\text{OE}}$ LOW to data valid.

[5] Earliest of $\overline{\text{CS}}$ HIGH, $\overline{\text{OE}}$ HIGH, address change to data invalid.

[6] Byte lane state bit (PB) = 1.




Fig 22. Static external memory controller read access




Fig 23. Static external memory controller write access

12. ADC/DAC electrical characteristics

Table 17. ADC characteristics

$V_{DDA(3V3)}$ over specified ranges; $T_{amb} = -40\text{ }^{\circ}\text{C}$ to $+85\text{ }^{\circ}\text{C}$; ADC frequency 4.5 MHz; unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V_{IA}	analog input voltage		0	-	$V_{DDA(3V3)}$	V
C_{ia}	analog input capacitance		-	-	<td>	pF
E_D	differential linearity error	[1][2][3]	-	-	<td>	LSB
$E_{L(adj)}$	integral non-linearity	[1][4]	-	-	<td>	LSB
E_O	offset error	[1][5]	-	-	<td>	LSB
E_G	gain error	[1][6]	-	-	<td>	%
E_T	absolute error	[1][7]	-	-	<td>	LSB
R_{vsi}	voltage source interface resistance		-	-	<td>	k Ω
R_i	input resistance	[8][9]	-	-	<td>	M Ω
$f_{clk(ADC)}$	ADC clock frequency		-	-	<td>	MHz
$f_c(ADC)$	ADC conversion frequency		-	-	<td>	kSamples/s

[1] Conditions: $V_{SSA} = 0\text{ V}$, $V_{DDA(3V3)} = 3.3\text{ V}$.

[2] The ADC is monotonic, there are no missing codes.

[3] The differential linearity error (E_D) is the difference between the actual step width and the ideal step width. See [Figure 24](#).

[4] The integral non-linearity ($E_{L(adj)}$) is the peak difference between the center of the steps of the actual and the ideal transfer curve after appropriate adjustment of gain and offset errors. See [Figure 24](#).


[5] The offset error (E_O) is the absolute difference between the straight line which fits the actual curve and the straight line which fits the ideal curve. See [Figure 24](#).

[6] The gain error (E_G) is the relative difference in percent between the straight line fitting the actual transfer curve after removing offset error, and the straight line which fits the ideal transfer curve. See [Figure 24](#).

[7] The absolute error (E_T) is the maximum difference between the center of the steps of the actual transfer curve of the non-calibrated ADC and the ideal transfer curve. See [Figure 24](#).

[8] $T_{amb} = 25\text{ }^{\circ}\text{C}$; maximum sampling frequency $f_s = 4.5\text{ MHz}$ and analog input capacitance $C_{ia} = 1\text{ pF}$.

[9] Input resistance R_i depends on the sampling frequency f_s : $R_i = 1 / (f_s \times C_{ia})$.



- (1) Example of an actual transfer curve.
- (2) The ideal transfer curve.
- (3) Differential linearity error (E_D).
- (4) Integral non-linearity ($E_{L(adj)}$).
- (5) Center of a step of the actual transfer curve.

Fig 24. 10-bit ADC characteristics

Table 18. DAC electrical characteristics*V_{DDA(3V3)} over specified ranges; T_{amb} = -40 °C to +85 °C; unless otherwise specified*

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
E _D	differential linearity error		-	<tbd>	-	LSB
E _{L(adj)}	integral non-linearity		-	<tbd>	-	LSB
E _O	offset error		-	<tbd>	-	%
E _G	gain error		-	<tbd>	-	%
C _L	load capacitance		-	<tbd>	-	pF
R _L	load resistance		<tbd>	-	-	kΩ

13. Application information

13.1 LCD panel signal usage

Table 19. LCD panel connections for STN single panel mode

External pin	4-bit mono STN single panel		8-bit mono STN single panel		Color STN single panel	
	LPC18xx pin used	LCD function	LPC18xx pin used	LCD function	LPC18xx pin used	LCD function
LCDVD[23:8]	-	-	-	-	-	-
LCDVD7	-	-	P8_4	UD[7]	P8_4	UD[7]
LCDVD6	-	-	P8_5	UD[6]	P8_5	UD[6]
LCDVD5	-	-	P8_6	UD[5]	P8_6	UD[5]
LCDVD4	-	-	P8_7	UD[4]	P8_7	UD[4]
LCDVD3	P4_2	UD[3]	P4_2	UD[3]	P4_2	UD[3]
LCDVD2	P4_3	UD[2]	P4_3	UD[2]	P4_3	UD[2]
LCDVD1	P4_4	UD[1]	P4_4	UD[1]	P4_4	UD[1]
LCDVD0	P4_1	UD[0]	P4_1	UD[0]	P4_1	UD[0]
LCDLP	P7_6	LCDLP	P7_6	LCDLP	P7_6	LCDLP
LCDENAB/ LCDM	P4_6	LCDENAB/ LCDM	P4_6	LCDENAB/ LCDM	P4_6	LCDENAB/ LCDM
LCDFP	P4_5	LCDFP	P4_5	LCDFP	P4_5	LCDFP
LCDDCLK	P4_7	LCDDCLK	P4_7	LCDDCLK	P4_7	LCDDCLK
LCDLE	P7_0	LCDLE	P7_0	LCDLE	P7_0	LCDLE
LCDPWR	P7_7	CDPWR	P7_7	LCDPWR	P7_7	LCDPWR
GP_CLKIN	PF_4	LCDCLKIN	PF_4	LCDCLKIN	PF_4	LCDCLKIN

Table 20. LCD panel connections for STN dual panel mode

External pin	4-bit mono STN dual panel		8-bit mono STN dual panel		Color STN dual panel	
	LPC18xx pin used	LCD function	LPC18xx pin used	LCD function	LPC18xx pin used	LCD function
LCDVD[23:16]	-	-	-	-	-	-
LCDVD15	-	-	PB_4	LD[7]	PB_4	LD[7]
LCDVD14	-	-	PB_5	LD[6]	PB_5	LD[6]
LCDVD13	-	-	PB_6	LD[5]	PB_6	LD[5]
LCDVD12	-	-	P8_3	LD[4]	P8_3	LD[4]
LCDVD11	P4_9	LD[3]	P4_9	LD[3]	P4_9	LD[3]
LCDVD10	P4_10	LD[2]	P4_10	LD[2]	P4_10	LD[2]
LCDVD9	P4_8	LD[1]	P4_8	LD[1]	P4_8	LD[1]
LCDVD8	P7_5	LD[0]	P7_5	LD[0]	P7_5	LD[0]
LCDVD7	-	-	-	UD[7]	P8_4	UD[7]
LCDVD6	-	-	P8_5	UD[6]	P8_5	UD[6]
LCDVD5	-	-	P8_6	UD[5]	P8_6	UD[5]
LCDVD4	-	-	P8_7	UD[4]	P8_7	UD[4]
LCDVD3	P4_2	UD[3]	P4_2	UD[3]	P4_2	UD[3]

Table 20. LCD panel connections for STN dual panel mode

External pin	4-bit mono STN dual panel		8-bit mono STN dual panel		Color STN dual panel	
	LPC18xx pin used	LCD function	LPC18xx pin used	LCD function	LPC18xx pin used	LCD function
LCDVD2	P4_3	UD[2]	P4_3	UD[2]	P4_3	UD[2]
LCDVD1	P4_4	UD[1]	P4_4	UD[1]	P4_4	UD[1]
LCDVD0	P4_1	UD[0]	P4_1	UD[0]	P4_1	UD[0]
LCDLP	P7_6	LCDLP	P7_6	LCDLP	P7_6	LCDLP
LCDENAB/ LCDM	P4_6	LCDENAB/ LCDM	P4_6	LCDENAB/ LCDM	P4_6	LCDENAB/ LCDM
LCDFP	P4_5	LCDFP	P4_5	LCDFP	P4_5	LCDFP
LCDDCLK	P4_7	LCDDCLK	P4_7	LCDDCLK	P4_7	LCDDCLK
LCDLE	P7_0	LCDLE	P7_0	LCDLE	P7_0	LCDLE
LCDPWR	P7_7	LCDPWR	P7_7	LCDPWR	P7_7	LCDPWR
GP_CLKIN	PF_4	LCDCLKIN	PF_4	LCDCLKIN	PF_4	LCDCLKIN

Table 21. LCD panel connections for TFT panels

External pin	TFT 12 bit (4:4:4 mode)		TFT 16 bit (5:6:5 mode)		TFT 16 bit (1:5:5:5 mode)		TFT 24 bit	
	LPC18xx pin used	LCD function	LPC18xx pin used	LCD function	LPC18xx pin used	LCD function	LPC18xx pin used	LCD function
LCDVD23	PB_0	BLUE3	PB_0	BLUE4	PB_0	BLUE4		BLUE7
LCDVD22	PB_1	BLUE2	PB_1	BLUE3	PB_1	BLUE3		BLUE6
LCDVD21	PB_2	BLUE1	PB_2	BLUE2	PB_2	BLUE2		BLUE5
LCDVD20	PB_3	BLUE0	PB_3	BLUE1	PB_3	BLUE1		BLUE4
LCDVD19	-	-	P7_1	BLUE0	P7_1	BLUE0		BLUE3
LCDVD18	-	-	-	-	P7_2	intensity		BLUE2
LCDVD17	-	-	-	-	-	-	P7_3	BLUE1
LCDVD16	-	-	-	-	-	-	P7_4	BLUE0
LCDVD15	PB_4	GREEN3	PB_4	GREEN5	PB_4	GREEN4	PB_4	GREEN7
LCDVD14	PB_5	GREEN2	PB_5	GREEN4	PB_5	GREEN3	PB_5	GREEN6
LCDVD13	PB_6	GREEN1	PB_6	GREEN3	PB_6	GREEN2	PB_6	GREEN5
LCDVD12	P8_3	GREEN0	P8_3	GREEN2	P8_3	GREEN1	P8_3	GREEN4
LCDVD11	-	-	P4_9	GREEN1	P4_9	GREEN0	P4_9	GREEN3
LCDVD10	-	-	P4_10	GREEN0	P4_10	intensity	P4_10	GREEN2
LCDVD9	-	-	-	-	-	-	P4_8	GREEN1
LCDVD8	-	-	-	-	-	-	P7_5	GREEN0
LCDVD7	P8_4	RED3	P8_4	RED4	P8_4	RED4	P8_4	RED7
LCDVD6	P8_5	RED2	P8_5	RED3	P8_5	RED3	P8_5	RED6
LCDVD5	P8_6	RED1	P8_6	RED2	P8_6	RED2	P8_6	RED5
LCDVD4	P8_7	RED0	P8_7	RED1	P8_7	RED1	P8_7	RED4
LCDVD3	-	-	P4_2	RED0	P4_2	RED0	P4_2	RED3
LCDVD2	-	-	-	-	P4_3	intensity	P4_3	RED2
LCDVD1	-	-	-	-	-	-	P4_4	RED1

Table 21. LCD panel connections for TFT panels

External pin	TFT 12 bit (4:4:4 mode)		TFT 16 bit (5:6:5 mode)		TFT 16 bit (1:5:5:5 mode)		TFT 24 bit	
	LPC18xx pin used	LCD function	LPC18xx pin used	LCD function	LPC18xx pin used	LCD function	LPC18xx pin used	LCD function
LCDVD0	-	-	-	-	-	-	P4_1	RED0
LCDLP	P7_6	LCDLP	P7_6	LCDLP	P7_6	LCDLP	P7_6	LCDLP
LCDENAB/ LCDM	P4_6	LCDENAB/ LCDM	P4_6	LCDENAB/ LCDM	P4_6	LCDENAB/ LCDM	P4_6	LCDENAB/ LCDM
LCDFP	P4_5	LCDFP	P4_5	LCDFP	P4_5	LCDFP	P4_5	LCDFP
LCDDCLK	P4_7	LCDDCLK	P4_7	LCDDCLK	P4_7	LCDDCLK	P4_7	LCDDCLK
LCDLE	P7_0	LCDLE	P7_0	LCDLE	P7_0	LCDLE	P7_0	LCDLE
LCDPWR	P7_7	LCDPWR	P7_7	LCDPWR	P7_7	LCDPWR	P7_7	LCDPWR
GP_CLKIN	PF_4	LCDCLKIN	PF_4	LCDCLKIN	PF_4	LCDCLKIN	PF_4	LCDCLKIN

13.2 Crystal oscillator

The crystal oscillator is controlled by the XTAL_OSC_CTRL register in the CGU (see *LPC18xx user manual*).

The crystal oscillator operates at frequencies of 1 MHz to 25 MHz. This frequency can be boosted to a higher frequency, up to the maximum CPU operating frequency, by the PLL. The oscillator can operate in one of two modes: slave mode and oscillation mode.

- In slave mode the input clock signal should be coupled by means of a capacitor of 100 pF (C_C in [Figure 25](#)), with an amplitude of at least 200 mVrms. The XTAL2 pin in this configuration can be left unconnected.
- External components and models used in oscillation mode are shown in [Figure 26](#), and in [Table 22](#) and [Table 23](#). Since the feedback resistance is integrated on chip, only a crystal and the capacitances C_{X1} and C_{X2} need to be connected externally in case of fundamental mode oscillation (the fundamental frequency is represented by L , C_L and R_S). Capacitance C_P in [Figure 26](#) represents the parallel package capacitance and should not be larger than 7 pF. Parameters F_C , C_L , R_S and C_P are supplied by the crystal manufacturer.

Table 22. Recommended values for $C_{X1/X2}$ in oscillation mode (crystal and external components parameters) low frequency mode

Fundamental oscillation frequency	Maximum crystal series resistance R_S	External load capacitors C_{X1} , C_{X2}
2 MHz	< 200 Ω	33 pF, 33 pF
	< 200 Ω	39 pF, 39 pF
	< 200 Ω	56 pF, 56 pF
4 MHz	< 200 Ω	18 pF, 18 pF
	< 200 Ω	39 pF, 39 pF
	< 200 Ω	56 pF, 56 pF
8 MHz	< 200 Ω	18 pF, 18 pF
	< 200 Ω	39 pF, 39 pF

Table 22. Recommended values for $C_{X1/X2}$ in oscillation mode (crystal and external components parameters) low frequency mode

Fundamental oscillation frequency	Maximum crystal series resistance R_S	External load capacitors C_{X1}, C_{X2}
12 MHz	$< 160 \Omega$	18 pF, 18 pF
	$< 160 \Omega$	39 pF, 39 pF
16 MHz	$< 120 \Omega$	18 pF, 18 pF
	$< 80 \Omega$	33 pF, 33 pF
20 MHz	$< 100 \Omega$	18 pF, 18 pF
	$< 80 \Omega$	33 pF, 33 pF

Table 23. Recommended values for $C_{X1/X2}$ in oscillation mode (crystal and external components parameters) high frequency mode

Fundamental oscillation frequency	Maximum crystal series resistance R_S	External load capacitors C_{X1}, C_{X2}
15 MHz	$< 80 \Omega$	18 pF, 18 pF
20 MHz	$< 80 \Omega$	39 pF, 39 pF
	$< 100 \Omega$	47 pF, 47 pF




Fig 25. Slave mode operation of the on-chip oscillator




Fig 26. Oscillator modes with external crystal model used for C_{X1}/C_{X2} evaluation

13.3 XTAL and RTCX Printed Circuit Board (PCB) layout guidelines

The crystal should be connected on the PCB as close as possible to the oscillator input and output pins of the chip. Take care that the load capacitors C_{x1} , C_{x2} , and C_{x3} in case of third overtone crystal usage have a common ground plane. The external components must also be connected to the ground plain. Loops must be made as small as possible in order to keep the noise coupled in via the PCB as small as possible. Also parasitics should stay as small as possible. Values of C_{x1} and C_{x2} should be chosen smaller accordingly to the increase in parasitics of the PCB layout.

14. Package outline

LPGA256: plastic low profile ball grid array package; 256 balls; body 17 x 17 x 1 mm

SOT740-2




Fig 27. Package outline LPGA256 package sot740_2

15. Abbreviations

Table 24. Abbreviations

Acronym	Description
ADC	Analog-to-Digital Converter
AES	Advanced Encryption Standard
AHB	Advanced High-performance Bus
APB	Advanced Peripheral Bus
API	Application Programming Interface
BOD	BrownOut Detection
CAN	Controller Area Network
CMAC	Cipher-based Message Authentication Code
CSMA/CD	Carrier Sense Multiple Access with Collision Detection
DAC	Digital-to-Analog Converter
DMA	Direct Memory Access
ETB	Embedded Trace Buffer
ETM	Embedded Trace Macrocell
GPIO	General Purpose Input/Output
IRC	Internal RC
IrDA	Infrared Data Association
JTAG	Joint Test Action Group
LCD	Liquid Crystal Display
LSB	Least Significant Bit
MAC	Media Access Control
MCU	MicroController Unit
MIIM	Media Independent Interface Management
n.c.	not connected
OTG	On-The-Go
PHY	PHYSical layer
PLL	Phase-Locked Loop
PWM	Pulse Width Modulator
RMII	Reduced Media Independent Interface
SDRAM	Synchronous Dynamic Random Access Memory
SPI	Serial Peripheral Interface
SSI	Serial Synchronous Interface
SSP	Synchronous Serial Port
TCP/IP	Transmission Control Protocol/Internet Protocol
UART	Universal Asynchronous Receiver/Transmitter
ULPI	UTMI+ Low Pin Interface
USART	Universal Synchronous Asynchronous Receiver/Transmitter
USB	Universal Serial Bus
UTMI	USB 2.0 Transceiver Macrocell Interface

16. Revision history

Table 25. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
LPC1850_30_20_10 v.1.2	20110217	Objective data sheet	-	LPC1850_30_20_10 v.1
Modifications:				
<ul style="list-style-type: none"> • RMII removed from description of pin functions ENET_RXD2, ENET_RXD3, ENET_ER. ENET_REF_CLK removed from pin function ENET_RX_CLK (Table 3). • Support for IEEE 1588 time stamping/advanced time stamping (IEEE 1588-2008 v2) added (Section 2 and Section 7.12.9). • All pins with default state n.c. are inputs with pull-ups enabled on reset (Table 3). • SPIFI functions removed from pins PA_0, PA_3, PC_4, PC_5, PC_8, PE_2 in Table 3. • Reset states added for multiple pins in Table 3. • Editorial updates. • Section 13.2 "Crystal oscillator" added. • Pin P2_7 designated as boot pin 3 in Table 3. • USB0 and USB1 added to boot sources in Table 4 and Table 5. 				
LPC1850_30_20_10 v.1	20110103	Objective data sheet	-	-

17. Legal information

17.1 Data sheet status

Document status ^{[1][2]}	Product status ^[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <http://www.nxp.com>.

17.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

17.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or

malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <http://www.nxp.com/profile/terms>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from national authorities.

Non-automotive qualified products — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond NXP Semiconductors' specifications such use shall be solely at customer's

own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

17.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

I²C-bus — logo is a trademark of NXP B.V.

18. Contact information

For more information, please visit: <http://www.nxp.com>

For sales office addresses, please send an email to: salesaddresses@nxp.com

19. Contents

1	General description	1	7.13	Digital serial peripherals	43
2	Features and benefits	1	7.13.1	UART1	43
3	Applications	3	7.13.1.1	Features	43
4	Ordering information	4	7.13.2	USART0/2/3	43
4.1	Ordering options	4	7.13.2.1	Features	44
5	Block diagram	5	7.13.3	SSP0/1 serial I/O controllers	44
6	Pinning information	6	7.13.3.1	Features	44
6.1	Pinning	6	7.13.4	I ² C0/1-bus interfaces	44
6.2	Pin description	6	7.13.4.1	Features	45
7	Functional description	30	7.13.5	I ² S interface	45
7.1	Architectural overview	30	7.13.5.1	Features	45
7.2	ARM Cortex-M3 processor	30	7.13.6	C_CAN	46
7.3	AHB multilayer matrix	31	7.13.6.1	Features	46
7.4	Nested Vectored Interrupt Controller (NVIC)	31	7.14	Counter/timers and motor control	46
7.4.1	Features	31	7.14.1	General purpose 32-bit timers/external event counters	46
7.4.2	Interrupt sources	32	7.14.1.1	Features	46
7.5	Event router	32	7.14.2	Motor control PWM	47
7.6	System Tick timer (SysTick)	32	7.14.3	Quadrature Encoder Interface (QEI)	47
7.7	On-chip static RAM	32	7.14.3.1	Features	47
7.8	Boot ROM	32	7.14.4	Repetitive Interrupt (RI) timer	47
7.9	Memory mapping	35	7.14.4.1	Features	47
7.10	Security features	37	7.14.5	Windowed WatchDog Timer (WWDT)	48
7.10.1	AES security engine	37	7.14.5.1	Features	48
7.10.1.1	Features	37	7.15	Analog peripherals	48
7.10.2	One-Time Programmable (OTP) memory	37	7.15.1	Analog-to-Digital Converter (ADC0/1)	48
7.11	General Purpose I/O (GPIO)	37	7.15.1.1	Features	48
7.11.1	Features	37	7.15.2	Digital-to-Analog Converter (DAC)	48
7.12	AHB peripherals	38	7.15.2.1	Features	48
7.12.1	State Configurable Timer (SCT) subsystem	38	7.16	Peripherals in the RTC power domain	49
7.12.1.1	Features	38	7.16.1	RTC	49
7.12.2	General Purpose DMA (GPDMA)	38	7.16.1.1	Features	49
7.12.2.1	Features	39	7.16.2	Alarm timer	49
7.12.3	SPI Flash Interface (SPIFI)	39	7.17	System control	49
7.12.3.1	Features	40	7.17.1	Configuration registers (CREG)	49
7.12.4	SD/MMC card interface	40	7.17.2	System Control Unit (SCU)	50
7.12.5	External Memory Controller (EMC)	40	7.17.3	Clock Generation Unit (CGU)	50
7.12.5.1	Features	40	7.17.4	Internal RC oscillator (IRC)	50
7.12.6	High-speed USB Host/Device/OTG interface (USB0)	41	7.17.5	PLL0 (for USB0)	50
7.12.6.1	Features	41	7.17.6	System PLL1	50
7.12.7	High-speed USB Host/Device interface with ULPI (USB1)	41	7.17.7	Reset Generation Unit (RGU)	50
7.12.7.1	Features	41	7.17.8	Power control	51
7.12.8	LCD controller	42	7.18	Emulation and debugging	51
7.12.8.1	Features	42	8	Limiting values	52
7.12.9	Ethernet	42	9	Thermal characteristics	53
7.12.9.1	Features	42	10	Static characteristics	54
			10.1	Electrical pin characteristics	57

continued >>

10.2 Power consumption 58

11 Dynamic characteristics 61

11.1 External clock 61

11.2 IRC and RTC oscillators 62

11.3 I²C-bus 62

11.4 SSP interface 65

11.5 USB interface 68

11.6 Dynamic external memory interface 69

11.7 Static external memory interface 70

12 ADC/DAC electrical characteristics 73

13 Application information. 76

13.1 LCD panel signal usage 76

13.2 Crystal oscillator 78

13.3 XTAL and RTCX Printed Circuit Board (PCB) layout guidelines 80

14 Package outline 81

15 Abbreviations 82

16 Revision history 83

17 Legal information 84

17.1 Data sheet status 84

17.2 Definitions 84

17.3 Disclaimers 84

17.4 Trademarks 85

18 Contact information 85

19 Contents 86

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2011. All rights reserved.

For more information, please visit: <http://www.nxp.com>
 For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 17 February 2011
 Document identifier: LPC1850_30_20_10